

**CL-PX2080**

MediA (v)  
Advance Product Information

**MediabDAC™**


The CLIPx2000 MediaDAC™ is a multiple source, digital-to-analog video converter. It maps and mixes two different video data streams while converting the input data into the format of the display subsystem, and changes color space and resolution from the input to the output format. In real time.

## FEATURES

- Direct ISA/ISA Bus Interface
- Interfaced or non-interfaced output
- Up to 16 bit pixel clock rate
- Video inputs
  - 100 kHz to 40 MHz
  - 1.4 V p-p (100 to 40 MHz)
  - 100 kHz
  - 400 TVU (40 MHz)
  - Input 2.2 V p-p (40 MHz)
- Zoom controls
- Hardware cursor controls
- Three overlay combination controls
  - Input chroma color key
  - Graphics overlay color key
  - LUT window

## APPLICATIONS

- Presentation
- Video Editing
- Video Authoring
- Video Teleconferencing
- Interactive Education
- Games



**PRELIMINARY**

**September, 1992**

## DEPOSITION

EXHIBIT

Water "D"

**Cirrus Confidential  
Business Information**

CL 41981

**BEST AVAILABLE COPY**




**Cirrus Semiconductor**

## ARCHITECTURAL OVERVIEW


The CL-PX2000 is a high-performance, low-cost, single-chip VLSI device that integrates a complete graphics subsystem into a single chip. It is designed to be used in a variety of applications, including desktop and portable computers, workstations, and embedded systems.

- 32-bit data path
- 32-bit address bus
- 32-bit video data bus
- 32-bit video address bus
- 32-bit video data bus
- 32-bit video address bus

The CL-PX2000 is a high-performance, low-cost, single-chip VLSI device that integrates a complete graphics subsystem into a single chip. It is designed to be used in a variety of applications, including desktop and portable computers, workstations, and embedded systems.



In response to customer demands for increased performance, the display subsystem in many new systems has migrated onto the host processor bus. The CL-PX2000 is designed to accommodate this migration.



CL 41982

CL 41982

PRELIMINARY

September, 1992

## CL-PX2000 MicroDAC™


— designed to accept data from VRAM serial ports, can be used with a variety of architectures.

- VDA Interface
- True color (CLUT bypass) option

### Graphics Overlay Control


The graphics overlay controls allow a video image and a graphics image to be combined using a variety of operations (see figure right).

Every graphics pixel is either transparent or opaque. The color information for an opaque pixel is displayed on the screen. The color information for a transparent pixel is not displayed. Instead, the color information of the video pixel behind it is displayed on the screen. The graphics overlay controls determine which graphics pixels are transparent. The CL-PX2000 has 256 possible overlay combinations based on the video pixel's bit, the graphics pixel's color, and the XY window of the video data.



### Power Down Mode

During the CL-PX2000's power down condition, the DACs power down and the RAM enters a low-power, data-retaining standby mode. The process



PRELIMINARY

September, 1992



Pirel  
Semiconductor

are centered from the center to the field of view as the picture is moving. The field automatically pans up during processor read/write cycles and shut down when processor access is completed. The three DAC command registers are also at the same

#### SOFTWARE SUPPORT

Pirel Semiconductor provides a complete solution for computer based video. Numerous software support is available to ensure a quick product development cycle. The support is available today. A list of the software requirements is

CL-PX1080  
MediaDAC™

CL-PX1080  
MediaDAC™



Pirel  
Semiconductor

Cirrus Confidential  
Business Information

CL 41983

September, 1993

PRELIMINARY

September, 1993

PRELIMINARY

5



# Cirrus Logic Direct Sales Offices

## Domestic

**N. CALIFORNIA**  
San Jose  
TEL: 408/436 7110  
FAX: 408/437 6960

**S. CALIFORNIA**  
Irvine  
TEL: 714/258 8300  
FAX: 714/258 8307

**THOUSAND OAKS**  
TEL: 805/371 5381  
FAX: 805/371 5387

**ROCKY MT AREA**  
Boulder, CO  
TEL: 303/440 5712  
FAX: 303/440 5712

**S. CENTRAL AREA**  
Austin, TX  
TEL: 512/794 8480  
FAX: 512/794 8088

**PLANO, TX**  
TEL: 214/985 2334  
FAX: 214/984 3118

**N. EASTERN AREA**  
Andover, MA  
TEL: 508/474 9700  
FAX: 508/474 9149

**S. EASTERN AREA**  
Boca Raton, FL  
TEL: 407/994 9603  
FAX: 407/994 9607

**JAPAN**  
Tokyo  
TEL: 03/3588 5300  
FAX: 03/3588 5340

**SINGAPORE**  
TEL: 65232122  
FAX: 65232188

**TAIWAN**  
Taipei  
TEL: 886/2 718 4533  
FAX: 886/2 718 4536

**GERMANY**  
Munich  
TEL: 49/89 52 2030  
FAX: 49/89 52 4211

**UNITED KINGDOM**  
Hemel Hempstead, England  
TEL: 44/0127 872474  
FAX: 44/0127 875816

## International

## The Company

Cirrus Logic, Inc., is a leading supplier of high integration peripheral controller circuits for mass storage, graphics, and data communications. The company also produces state of the art software and firmware to complement its product lines. Cirrus Logic technology is used in leading edge personal computers, engineering workstations, and office automation.

Pirel Semiconductor, Inc., a subsidiary of Cirrus Logic, Inc., is a developer of integrated circuits for advanced display systems. These circuits enable the integration of real-time video with traditional computer graphics.

Cirrus Logic's extensive quality assurance program — one of the industry's most stringent — ensures the utmost in product reliability. Talk to our systems and applications specialists; see how you can benefit from a new kind of semiconductor company — Cirrus Logic.

© Copyright Pirel Semiconductor, Inc., 1992

Proprietary product information describes products which are in production, but for which no characterization data is not yet available. Pirel Semiconductor, Inc. reserves the right to change without notice the information contained in this document to enhance and reliable. However, it is not intended to be used in any product without written permission from Pirel Semiconductor, Inc. assumes no responsibility for its use, nor for any infringement of patents or other rights of third parties. This document contains no license under patents or copyrights. Trademarks in this document belong to their respective companies.

CIRRUS LOGIC, Inc. 3100 Wood Street Ave Fremont, CA 94536  
TEL: 510/475 0300 FAX: 510/271 1188

151010 001

PRELIMINARY — September, 1992

September, 1992

PRELIMINARY

May 1991

Cirrus Confidential  
Business Information

CL 41984



Cirrus Semiconductor

CL 41985  
Rev. 1/91

Cirrus Confidential  
Business Information

CL 41985

September, 1991

PRELIMINARY

May 1991



## Table of Contents

1. PIN INFORMATION	10
1.1 Pin Diagrams	10
1.2 Pin Assignment Table	11
2. DETAILED SIGNAL DESCRIPTION	17
2.1 Processor Interface - ISA Bus Mode	17
2.2 Processor Interface - MCA Bus Mode	20
2.3 Processor Interface - Coprocessor Bus Mode	21
2.4 Graphics Port Interface	22
2.5 Video Port Interface	23
2.6 Monitor Interface	24
2.7 Power	24
2.8 No Connects	24
3. FUNCTIONAL DESCRIPTION	25
3.1 Host Bus Interface	25
3.1.1 ISA BUS Interface	25
3.1.2 MCA BUS Interface	31
3.1.3 Local Hardware Interface	33
3.1.3.1 Local Access Cycles	33
3.2 Video Input Processing	34
3.2.1 Video Input FIFO	34
3.2.2 Format Align	35
3.2.3 RGB VIDEO INPUT DATA	36
3.2.3.1 YUV 4:2:2 VIDEO INPUT DATA	37
3.2.3.2 YUV 4:1:1 VIDEO INPUT DATA	38
3.2.3.3 Chrominance Interpolator	39
3.2.3.4 RGB VIDEO INPUT DATA	40
3.2.3.5 Zoom Control Codes	40
3.2.4 Gamma Correction	40
3.3 Graphics Frame Buffer Interface And Processing	41
3.3.1 VRAM Support	41
3.3.2 VGA Support	41
3.3.3 VRAM Operation	41
3.3.3.1 Graphics Data - ODDITY	42
3.3.3.2 Graphics Mapping to Pixel Port Interface	42
3.3.3.3 Defective Field Definition	42
3.3.3.4 Pixel Read Mask Register	43
3.3.4 VRAM Port Modes of Operation	43
3.3.4.1 16-Bit/Field Operation (1:1 MUX)	44
3.3.4.2 True Color Operation	45
3.3.5 Hardware Cursor Operation	45
3.3.6 Internal Memory Access	46
3.3.6.1 Color Read Data Access	46
3.3.6.2 Additional Information	46



PX1080  
MediaDAC

PX1080  
MediaDAC

3363	Accessing the Cursor RAM Area	49
3364	8 Bit BGR Conversion	50
3370	Writing to Output DAC	60
3371	Graphics Overlay Control	61
3372	Graphics Overlay OutCode Register (OOC)	61
338	CRT Synchronization and SYNC Alignment	62
339	Power Down Mode	62
4	REGISTERS	63
41	Indexing	63
411	Bit Block Index Register	67
42	CIUT Access	68
421	LAW CIUT Address Write	68
422	LED CIUT Color Data	68
423	IPM CIUT Pixel Mask	68
424	LAW CIUT Address Read	68
43	Cursor Access	68
431	CAR Cursor Address Write	68
432	CCD Cursor Color Data Registers	68
433	CAR Cursor Address Read	68
434	CPR Cursor Pattern RAM	68
44	Video Graphics and Cursor Control	68
441	OSR Graphics Status Register	68
442	ORC Graphics Format Control	68
443	CSC Cursor Setup Control	68
45	Video Gamma Correction Palette Access	68
451	VGV Video Gamma Write	68
452	VGD Video Gamma Correction Data	68
453	VGR Video Gamma Address Read	68
46	Graphics Overlay Control	68
461	OOC Graphics Overlay OpCodes	68
462	OCC Graphics Chroma Key	68
4621	OCCR Graphics Chroma Key Red	68
4622	OCCG Graphics Chroma Key Green	68
4623	OCCB Graphics Chroma Key Blue	68
463	ORC Graphics Key Mask	68
4631	ORCR Graphics Key Mask Red	68
4632	ORCG Graphics Key Mask Green	68
4633	ORCB Graphics Key Mask Blue	68
47	Cursor Positioning	68
471	CPS Cursor X Position	68
4711	CRL Cursor X Position, Low Byte	68
4712	CRH Cursor X Position, High Byte	68
472	CYS Cursor Y Position	68
4721	CYL Cursor Y Position, Low Byte	68
4722	CYH Cursor Y Position, High Byte	68
473	VTC Video Format Control	68
474	SAR SYNC Alignment Register	68
48	Digital to Analog Conversion and Controls	68

CL 41987



PX1080  
MediaDAC

PX1080  
MediaDAC

481	ASC Analog Setup Control	77
49	Reserved Registers	78
5	ELECTRICAL SPECIFICATIONS	78
51	Absolute Maximum Ratings	78
52	CL P10000 DC Specifications (Digital)	78
53	CL P10000 DC Specifications (RAMDAC)	78
54	CL P10000 DAC Characteristics	80
55	AC Characteristics/Timing Information	81
551	Index of Timing Information	81
552	IO Timing (ISA Bus)	81
553	Timing (MCA Bus)	82
554	Checks on Totals (CLK, 1:1 Max Rate)	84
555	Sync, RGB, and OSD270 as Outputs Delay from PCLK	86
556	Graphics Port Interface Timing	87
6	PACKAGE DISPOSITIONS — 100-Lead PQFP	88
7	ORDERING INFORMATION	92

Cirrus Confidential  
Business Information



P12080  
MediaDAC


P12080  
MediaDAC

# List of Figures

Figure 1.1	CL P12080 Pin Diagram (ISA Bus Configuration)	9
Figure 1.2	CL P12080 Pin Diagram (MCA Bus Configuration)	10
Figure 1.3	CL P12080 Pin Diagram (VMEbus Bus Configuration)	11
Figure 1.4	CL P12080 Pin Diagram (Conventional Bus Diagram)	22
Figure 1.5	CL P12080 Pin Diagram (Detailed Bus Diagram)	23
Figure 1.6	ISA 9-bit IO Read Cycle	24
Figure 1.7	ISA 9-bit IO Write Cycle	25
Figure 1.8	MCA 9-bit IO Read Cycle	26
Figure 1.9	MCA 9-bit IO Write Cycle	27
Figure 1.10	Conventional Bus Read Timing	28
Figure 1.11	Conventional Bus Write Timing	29
Figure 1.12	Video Input FIFO Timing	30
Figure 1.13	Video Input FIFO Processing Timing	31
Figure 1.14	Interrupt and Non-Interrupt Transfer States	32
Figure 1.15	Clock Operation	40
Figure 1.16	IO Write Timing (ISA Bus)	41
Figure 1.17	IO Read Timing (ISA Bus)	42
Figure 1.18	ALE Timing (ISA Bus)	43
Figure 1.19	OE and OEN Timing for Read Access (ISA Bus)	44
Figure 1.20	OE and OEN Timing for Write Access (ISA Bus)	45
Figure 1.21	ALE Timing (MCA Bus)	46
Figure 1.22	Write Timing (MCA Bus)	47
Figure 1.23	Read Cycle (MCA Bus)	48
Figure 1.24	ADL Setup and Hold Requirements (MCA Bus)	49
Figure 1.25	OELEH/OELEH Timing for Read Access (MCA Bus)	50
Figure 1.26	OELEH/OELEH Timing for Write Access (MCA Bus)	51
Figure 1.27	CD Setup Timing (MCA Bus)	52
Figure 1.28	CD Setup Timing (MCA Bus)	53
Figure 1.29	Checks as Inputs	54
Figure 1.30	Sync, ROB, and OSD(23) as Outputs Delay from PCLK	55
Figure 1.31	Graphics Port Interface Timing	56
Figure 1.32	CL P12080 MediaDAC Package Information	57

CL 41988

P12080  
MediaDAC



Cirrus Semiconductor

# List of Tables

Table 3.1	Host System Bus IO Pins	24
Table 3.2	Bus Substation Pins	25
Table 3.3	ISA Pin Requirements	26
Table 3.4	MCA Pin Requirements	27
Table 3.5	MCA Cycle Decodes	27
Table 3.6	MCA Pin Requirements	28
Table 3.7	Supported Pin Word Input Formats	29
Table 3.8	UV422 Format	30
Table 3.9	Zoom Control Definition Table	31
Table 3.10	Sample Gamma Removal Transfer Function	32
Table 3.11	Pin Index Mapping — Pin Match vs. V047 Q and OSD(31) Q Locations	33
Table 3.12	Color Mapping to OSD(31) Q Bus	41
Table 3.13	Operating Mode	42
Table 3.14	Cursor 2-bit Data Decodes vs. Mode Selected	43
Table 3.15	Memory Access Addressing and Indexing	44
Table 3.16	Cursor Memory Mapping and Relationships for Display	45
Table 4.1	CL P12080 Control Registers	51
Table 4.2	ODC control bit mapping	52
Table 5.1	IO Write Timing (ISA Bus)	61
Table 5.2	IO Read Timing (ISA Bus)	62
Table 5.3	ALE Timing (ISA Bus)	63
Table 5.4	OE and OEN Timing for Read Access (ISA Bus)	64
Table 5.5	OE and OEN Timing for Write Access (ISA Bus)	65
Table 5.6	AEN Timing (ISA Bus)	66
Table 5.7	Write Timing (MCA Bus)	67
Table 5.8	Read Cycle (MCA Bus)	68
Table 5.9	ADL Setup and Hold Requirements (MCA Bus)	69
Table 5.10	OELEH/OELEH Timing for Read Access (MCA Bus)	70
Table 5.11	OELEH/OELEH Timing for Write Access (MCA Bus)	71
Table 5.12	CD Setup Timing (MCA Bus)	72
Table 5.13	CD Setup Timing (MCA Bus)	73
Table 5.14	Checks as Inputs (CLK, 1:1 Min. Rate)	74
Table 5.15	Sync, ROB, and OSD(23) as Outputs Delay from PCLK	75
Table 5.16	Graphics Port Interface Timing	76
Table 5.17	CL P12080 MediaDAC Package Information	77

Cirrus Confidential  
Business Information



PX 1000  
MicroDAC

Petal  
Semiconductor



Cirrus Confidential  
Business Information

CL 41989

September 1991

PRELIMINARY - 07092

May 1991

11

14

CL-PX2080  
MediaDAC™



# 1. PIN INFORMATION

The CL-PX2080 MediaDAC™ is available in a 180-pin Plastic Quad Flat Pack (PQFP) device that can be configured for ISA, MCA or Coprocessor bus implementation.

## 1.1 Pin Diagrams




Figure 1-1. Pin Diagram — ISA Bus Configuration

September, 1992

PRELIMINARY

Cirrus Confidential  
Business Information

CL 41990



Cirrus Semiconductor

CL-PX2080  
MediaDAC™

CL-PX2080  
MediaDAC™



Cirrus Semiconductor




Figure 1.2. Pin Diagram — MCA Bus Configuration

Cirrus Confidential  
Business Information




Figure 1.3. Pin Diagram — Coprocessor Bus Configuration



Cirrus Semiconductor  
MediaDAC™

CL-PX100  
MediaDAC™

# 12 Pin Assignment Table

The following conventions are used in the pin assignment table:

- 1 - Input
- 0 - Output
- AN - Analog signal
- PU - Pull-up resistor
- PM - Push-pull
- CM - CMOS

CMOS - The pad has standard TTL input threshold and TTL output levels.

3S - Three state TTL drive capability.

OD - Open drain, TTL levels.

4 - 4 mA sink and 2 mA source drive capability.

12 - 12 mA sink and 4 mA source drive capability.

24 - 24 mA sink and 8 mA source drive capability.

NAME	PIN	TYPE	CELL	FUNCTION
PROCESSOR INTERFACE - ISA BUS MODE SUMMARY				
ADT0	41, 42, 39, 38	1	11	CM/ Address High Byte
ADT1	37, 32, 29, 28	1	11	CM/ Address and Data Low Byte
ADR	80	1	11	IO Read
ATW	81	1	11	IO Write
ATW	82	1	11	Address Enable
RESET	84	1	11	Reset
NRWS	27	0	OD 11, 24	No Wait State
DEW	52	0	11, 8	Data Buffer Enable
DOM	53	0	11, 8	Data Buffer Direction
BS10	85, 86	1	11	Bus Stab
ALT	89	1	11	Bit alternate address select
NC	48	N/A	N/A	No Connect (must be left floating)
PROCESSOR INTERFACE - MCA BUS MODE SUMMARY				
ADT0	41, 42, 39, 38	1	11	CPU Address High Byte
ADT1	37, 32, 29, 28	1	11	CPU Address and Data Low Byte
NC	27	N/A	N/A	No Connect (must be left floating)
CUD	48	1	11	Command
MIO	80	1	11	Memory or IO Cycle
SI	81	1	11	Status 1
SO	82	1	11	Status 0
CDRESET	84	1	11	Reset
DEW	52	0	OD 11, 8	Data Buffer Enable
DOM	53	0	OD 11, 8	Data Buffer Direction
BS10	85, 86	1	11	Bus Stab
ALT	89	1	11	Bit alternate address select

CL 41992

17

September, 1992

PRELIMINARY

17

May 1991

CL-PX100  
MediaDAC™



Cirrus Semiconductor

NAME	PIN	TYPE	CELL	FUNCTION
PROCESSOR INTERFACE - COPROCESSOR BUS MODE SUMMARY				
ADT0	44, 42, 39, 38	1	11	Register Select
ADT1	37, 32, 29, 28	1	35, 12	Data
ADR	80	1	11	IO Read Cycle
ATW	81	1	11	IO Write Cycle
RESET	84	1	11	Reset
CS	48	1	11	Chip Select
BS10	85, 86	1	11	Bus Stab
NC	83, 52	N/A	N/A	No Connect (must be left floating)
NC	48	N/A	N/A	No Connect (must be left floating)
NC	47, 45	N/A	N/A	No Connect (must be left floating)
NC	27	N/A	N/A	No Connect (must be left floating)
GRAPHICS PORT INTERFACE				
OSD0	122, 121	1	35, 8	Graphics Source Data
OSD1	119, 111, 88, 85	1	35, 8	Graphics Source Data
VOAD0	84, 81, 88, 85	1	11	VGA Graphics Source Data
PCLIN0	120	1	11	Pixel Input Clock 0
PCLIN1	120	1	11	Pixel Input Clock 1
CLK	120	1	11	Latch Clock Input
CLK	120	1	11	VRAM Shift Clock Output
OD	78	0	11, 12	Odd-Even Field Input
OD	78	0	11	Graphics Port Select
SOURCE	77	1	11	Active Display Source
CSLANK	77	1	11	Composite Blank Input
VSM	82	1	11	Vertical Sync Input
VSDIN	84	1	11	Horizontal Sync Input
VSDOUT	84	1	11	Horizontal Sync Output
MSDOUT	83	0	11, 8	Vertical Sync Output
PCLIQ	127	0	11, 12	Pixel Clock Output
VIDEO PORT INTERFACE				
VSD0	22, 16, 12, 9, 2	1	11	Video Source Data
160, 148				
ZCD	20, 29	1	11	Zoom Control Code
FFC	144	0	11, 8	FFO Full Indication
VCLK	142	1	11	Video Clock Input
VWE	143	1	11	Video FFO Write Enable

September, 1992

PRELIMINARY

18

Cirrus Confidential  
Business Information





## 2.4 Graphics Port Interfacing

Signal	Pin	Type	Cell	Function
OSQ[1:0]	132, 122	IO	15, 8	On-chip Serial Data. OSQ[0:1] is selected when ODS = 1. OSQ[1] is a 32 bit VDMA serial data path that inputs data at 8 and 16 bit intervals of ODS, selects when the VDMA source or the OSD source sets the graphical data path. OSQ[0:1] is selected on the rising edge of CLCK. All unused bits must be connected to VSS.
	116, 111			When CSCLK = 0, bits 16, 41, 11, the OSD output data is selected to the DAC inputs as follows:
	08, 101			OSQ[22:16] to R[7:0]
	08, 101			OSQ[15:9] to Q[7:0]
	08, 99			OSQ[8:0] to B[7:0]
				(1) is to ensure a test mode happens but may input to LCD control for the output mode and not run at maximum frequency.)
VDS Graphics Source Data VDS[7:0]	84, 91		111	VDS Graphics Source Data. VDS[7:0] is selected when ODS = 0. VDS[7:0] is selected on the rising edge of CLCK. All unused bits must be connected to VSS.
PC1[0]	130	I	111	Pixel Input Clock 0. PC1[0] is the VDMA input clock. It is selected when B14 of the CSCLK register = 0.
PC1[1]	130	I	111	Pixel Input Clock 1. PC1[1] is the high speed ODS[0:1] input clock used during accelerated operation of the 32 bit VDMA serial data path. It is selected when B14 of the CSCLK register = 1.
CLCK	130	I	111	Launch Clock Input. The rising edge of CLCK launches OSQ[0:1] or VDS[0:1] and B[0:4], HSM, VSM, ODS and BOND[0:4], which are then synchronized internally with SCLK. To avoid metastability CLCK must maintain setup and hold requirements to BCLK. Data is synchronized with PC1 for other being internally latched with SCLK. When the input data multiplexing rate is 8, 1, 4, 2, 1, or 1/1, CLCK must equal PC1 divided by 8, 4, 2, or 1, respectively.
VSCLK	135	O	111, 12	VDMA Serial Clock Output. BCLK - PC1 divided by 8, 4, 2 or 1, depending on the operating mode specified.
OE*	78	I	111	On-chip serial Flash Input. The cursor controller uses OE* to insure proper operation in two-faced mode, and ignores it in non two-faced mode. OE* should be changed only during vertical blanking.
SPS	75	I	111	Graphics Port Select. When done



Signal	Pin	Type	Can	Function
BORDER	76	I	TTL	Active Display Border: BORDER, BLANK, and GPS specify whether the DAC outputs are blanked or contain audio, plot or border color, as shown below. BORDER = 1 when a display border is not used.
				BLANK BORDER GPS
				0 X X Video blanking
				1 0 X Border color
				1 1 0 VQA or cursor color
				1 1 1 OSD or cursor color
CBANK	77	I	TTL	Composites Blank Input: CBANK specifies a color value of 0 to the DAC inputs to produce black at the DAC outputs. The cursor position counters are referenced to CBANK.
VSM	82	I	TTL	Vertical Sync Input: VSM generates a vertical sync pulse once every frame. It can be forced on, and once a very field is linear burst mode. VSM is polarity programmable.
HSM	79	I	TTL	Horizontal Sync Input: HSM generates a horizontal sync pulse every line. HSM is polarity programmable.
VSOUT	84	O	TTL, 8	Vertical Sync Output: VSOUT is a polarity programmable delay of HSM.
HSOUT	83	O	TTL, 8	Horizontal Sync Output: HSOUT is a polarity programmable delay of HSM or a composite SYNC generated from HSM and VSM, as determined by the SAR register.
PCLK2	137	O	TTL, 12	Pixel Clock Output:

**Cirrus Confidential  
Business Information**



Cirrus Semiconductor

CL-PX2080  
MediaDAC™

## 2.5 Video Port Interface


Signal	Pin	Type	Cell	Function
VCLK110	77	I	T11	Video Source Data: Video data inputs to the CL-PX2080 through VCLK110. The CL-PX2080 supports the following formats in both locked and unlocked modes: 16 bit YUV (4:2:2), 16 bit RGB (4:4:4), 24 bit RGB (8:8:8). VCLK110 handles 16 bit modes as 2 pin bits per pixel word.
ZCLK10	78, 79	I	T11	Zoom Control: ZCLK10 enables zoom control for interlaced and progressive video. When ZCLK10 is asserted low, the video is zoomed in. When ZCLK10 is deasserted, the video is zoomed out.
VCLK111	142	O	T11, 8	Video Clock: VCLK111 is asserted low when a full 8 condition occurs in the 16 bit deep double pixel (8:8:8) or higher to the external video source that the 8:8:8 is ready to full.
VCLK10	142	I	T11	Video Clock Input: The rising edge VCLK10 enables VCLK110 and VCLK111 data into the CL-PX2080 input video FIFO. VCLK10 high VCLK10 is generated by the source video processor.
VREF	143	I	T11	Video FIFO Write Enable: VREF is asserted high data is written on the rising edge of VCLK10. VREF is asserted low when the data is done.

## 2.6 Monitor Interface

Signal	Pin	Type	Cell	Function
R	64	O	AN	Analog Red: R is the analog red channel from the 8 bit digital to analog converter.
G	65	O	AN	Analog Green: G is the analog green channel from the 8 bit digital to analog converter.
B	66	O	AN	Analog Blue: B is the analog blue channel from the 8 bit digital to analog converter.
IREF	65	I	AN	Current Reference: IREF is the required 8 mA reference current for the DAC.
SENSE	66	O	T11, 8	Monitor Sense: Three level detecting comparators individually monitor the red, green, and blue DAC outputs. A minimum analog DAC output level generates a high-level comparator output. A minimum analog level produces a low-level comparator output. SENSE is a logical OR of the comparator outputs.
VREF1	66	O	AN	Voltage Reference 1:

Cirrus Confidential  
Business Information

CL-PX2080  
MediaDAC™



## 2.7 Power

Signal	Pin	Type	Cell	Function
VDD	1, 11, 21, 31, 41, 87, 90, 98, 99, 100, 120, 122, 141	PWR		+5 VDC for Digital Logic and Interface Buffers: Each VDD pin must be connected directly to the VDD plane.
VSS	10, 20, 30, 40, 54, 87, 71, 81, 90, 100, 110, 121, 124, 140, 180	PWR		Ground for Digital Logic and Interface Buffers: Each VSS pin must be connected directly to the ground plane.
DACVDD	61, 69	PWR		+5 VDC for DAC: DACVDD must be decoupled from digital VDD with a ferrite bead or inductor.
DACVSS	60, 70	PWR		Ground for DAC: DACVSS must be connected to the analog ground plane.

## 2.8 No Connects

Signal	Pin	Type	Cell	Function
NC	72	N/A	N/A	No Connect (must be left floating)
NC	73	N/A	N/A	No Connect (must be left floating)
NC	74	N/A	N/A	No Connect (must be left floating)



### C. FUNCTIONAL DESCRIPTION


The C1 P12080 MatrixDAC™ is a multi source digital to analog video converter that can manage and mix two separate raster streams that have different color spaces and resolutions. As shown in the functional block diagram in figure 3, the C1 P12080 has three input ports.

- a video input port for YUV or RGB data and
- two graphics input ports for 0 or VGA or 32 bit high resolution graphics

The output to monitor can be pseudocolor or true color HIC. The video processing functions of the CI-2000 MedViewAC™ include:

- formal alignment.
- prominence transformation
- color space conversion
- zoom and
- gamma correction

the C1 p1A1080 Mammalian  $\gamma$ -globulin is a hetero-octamer and a combination of the  $\alpha$  and  $\beta$  chains over 1000 amino acids.




**Figure 3-1. CLPX2000MediaDAC™ Functional Block Diagram**

**Cirrus Confidential  
Business Information**



Figure 3 2 shows a more detailed CL-PX200 MediaDAC™ block diagram.



**Figure 3-2. CL-PX2000ModDAC™ Detailed Block Diagram**

**The primary functions of the MediaDAC™ include:**

- Host Bus Interface
- Video Input Processing
- Graphics Frame Buffer Interface And Processing

These functions are described in the following sections. For additional detail concerning specific CL-PX 2060 registers, refer to Section 4.



Cirrus Semiconductor

CL-PX2000  
MediaDAC™

### 3.1 Host Bus Interface

The CL-PX2000 interfaces with three bus protocols:

- Industry Standard Architecture (ISA) bus
- Micro Channel Architecture (MCA) bus and
- local hardware interface

As shown in Table 3.1 on page 29, the bus interface signals share a common set of I/O pins for a common pin assignment table (see Table 3.2 on page 30).

Table 3.1 Host System Bus I/O Pins

Pin	ISA Interface	MCA Interface	Local Hardware Interface
27	WOW	NC	NC
17, 22, 29, 24	SA[17:0]	AD[17:0]	DI[0]
16, 43	SA[15:16]	AI[15:16]	NC
14, 42, 39, 38	SA[12:13]	AI[12:13]	BS[0]
48	NC	CMD	NC
49	ATN	W/O	CS
50	OR	S1	DR
51	OW	S0	ROW
52	REN	REN	NC
53	ODIR	ODIR	NC
54	RESET	CORESET	RESET
15, 34	BS[1]	BS[1]	BS[1]
55	ALT	ALT	NC

The CL-PX2000 connects directly to the ISA and MCA Buses. Internally decoding a 16-bit address and responding to an 8-bit peripheral. An index and data register pair provide access to the internal registers in local hardware interface mode. The address range is externally decoded to drive the CS pin, with RS[0] selecting individual CL-PX2000 registers. Bus Selection pins BS[1] specify the host bus interface as shown in Table 3.2 on page 30.

CL 41998

PRELIMINARY

September, 1992

May 1991

September, 1992

PRELIMINARY

CL-PX2000  
MediaDAC™



Cirrus Semiconductor

Table 3.2 Bus Selection Pins

BS[1:0]	Bus Selected
00	ISA Bus
01	MCA Bus
10	Compressor Bus
11	Reserved

The following sections describe the configuration method for each bus.

Cirrus Confidential  
Business Information




Pixel  
Semiconductor

CL-P12080  
MediaDAC™

### 3.1.1 ISA BUS Interface

The CL-P12080 interfaces with an ISA bus using the pin-out in the Pin Assignment Table on page 17 to support IO read and write cycles. Since the I/O of the address and the data pins are multiplexed, a control signal is required to indicate the direction of data flow. Figure 3.1 illustrates the connection between address and data bus.



Cirrus Confidential  
Business Information

Figure 3.3 Example ISA Interface Circuit

Although the ISA bus supports both memory mapped and I/O mapped cycles, the CL-P12080 responds only to I/O mapped bus cycles. Figure 3.4 shows a typical ISA 8-bit I/O cycle, illustrating both the similarities and differences in the read and write cycles.

The following is the sequence of events for a read cycle:

1. A valid address within the address range of the CL-P12080 stabilizes on the address bus. The CL-P12080 decodes the address and asserts  $\overline{NOWS}$ .
2. On the falling edge of  $\overline{BCLK}$  in  $T_2$ , the system samples  $\overline{NOWS}$  and asserts  $\overline{IOR}$ . Asserting  $\overline{IOR}$  causes the following:
  - a. the CL-P12080 latches the address on  $SA[15:0]$  and  $AD[7:0]$  on the falling edge of  $\overline{IOR}$ ;
  - b. the I/O buffers of  $AD[7:0]$  change from input to output mode;
  - c.  $\overline{DDIR}$  goes low, using the external buffers to output to the ISA bus;

1. ISA systems have widely varying timing. Any design should include a careful analysis considering the timing specifications for the CL-P12080. See Section 6.2 on page 82 for additional information.

CL-P12080  
MediaDAC™



Pixel  
Semiconductor

- d.  $\overline{DEN}$  is asserted, disabling the address buffers and enabling the data buffers.
3. After the appropriate time interval, the system negates  $\overline{IOR}$  and latches the data from the ISA bus.
4.  $\overline{DDIR}$  goes high.
5.  $\overline{DEN}$  is negated.
6. The I/O buffers of  $AD[7:0]$  change from output to input mode.




Figure 3.4 ISA 8-bit I/O Cycle



Cirrus Semiconductor

CL-PX2000  
MediaDAC™

### 3.1.2 MCA BUS Interface

The CL-PX2000 supports I/O read and I/O write cycles through the MCA environment. The connection of the MCA bus to the CL-PX2000 is shown in Figure 3.1. The MCA bus is connected to the ISA bus through the MCA bus controller shown in Figure 3.1 on page 31. (See Section 3.2 on page 31 for additional information.) Refer to the detailed signal description on page 31 for the MCA bus cycle timing performed for signals MIO\*, SD\*, and ST\*.

#### 3.1.2.1 MCA I/O Read

Figure 3.3 shows a typical MCA 8-bit I/O cycle. The CL-PX2000 latches the address present on A[15:9] and AD[7:0] on the rising edge of ADN\*. During read operations, the CL-PX2000 provides valid data on the A[7:0] bus before the rising edge of CMT\*. The CL-PX2000 outputs the data fast enough so that no wait states are required. CMT\* normally is pulled high in the MCA environment, and does not need to be driven by the CL-PX2000. Since the CL-PX2000 is an 8-bit device, the MCA environment does not require it to drive the CDDSI8\* signal.




Figure 3.3 MCA 8-bit I/O Cycle

### 3.1.3 Local Hardware Interface

The local hardware interface is a high-speed, byte-wide interface that provides the CL-PX2000 programming interface by controlling the timing of reads and writes to the CL-PX2000 in a manner similar to a static RAM. The interface has four components, which determine the read and write operations of the local hardware interface, as described in the following paragraphs:

- an 8-bit, bidirectional data bus,
- chip select input signal (CS\*), which is driven by an external address decoder,
- signals RS[0:0] which select the register to be accessed, and are typically connected to the lower five

CL-PX2000  
MediaDAC™



Cirrus Semiconductor

bits of the processor address bus:

- control pins RD\* and WR\*, which define read and write cycles.

### 3.1.3.1 Local Access Cycle

A read from the CL-PX2000 occurs when CS\* and RD\* are low. Data from the addressed control register is placed on DT[7:0], where it may be sampled by the host between the minimum specified access time (Section 3.5 on page 31) and the rising edge of RD\*.

A write occurs when CS\* and WR\* are low. The host system asserts CS\* after RS[0:0] are stable, then asserts WR\*. Data must be valid for the specified setup and hold times relative to the rising edge of WR\*. Figure 3.6 shows the timing of a local hardware access.




Figure 3.6 Local Hardware Interface, Cycle Timing

Cirrus Confidential  
Business Information

CL 42000

## 2.2 Video Input Processing

The other features of the invention are related to the data bus, related to the video port. The four most significant bits of the data bus are related to the data bus which is used internally by the CPU (PI2000) for X room operation. The remaining 32 bits VSD[31:0] of the video port may vary in 16 bits fields, depending on the video format used. The CPU2000 supports both mapped and unmapped versions of 4, 2, 3, 5, 6, 8, 10, 12, 16, 24, 32, 48, 64, 96, 128, 192, 256, 384, 512, 768, 1024, 1536, 2048, 3072, 4096, 6144, 8192, 12288, 16384, 24576, 32768, 49152, 65536, 98304, 131072, 196608, 262144, 393216, 524288, 786432, 1048576, 1572864, 2097152, 3145728, 4194304, 6291456, 8388608, 12582912, 16777216, 25165824, 33554432, 50331648, 67108864, 100666368, 134223872, 201335776, 268447680, 402671360, 536895040, 805342720, 1073790400, 1411138560, 1864578560, 2516582400, 3355443200, 5033164800, 6710886400, 10066636800, 13422387200, 20133577600, 26844768000, 40267136000, 53689504000, 80534272000, 107379040000, 141113856000, 186457856000, 251658240000, 335544320000, 503316480000, 671088640000, 1006663680000, 1342238720000, 2013357760000, 2684476800000, 4026713600000, 5368950400000, 8053427200000, 10737904000000, 14111385600000, 18645785600000, 25165824000000, 33554432000000, 50331648000000, 67108864000000, 100666368000000, 134223872000000, 201335776000000, 268447680000000, 402671360000000, 536895040000000, 805342720000000, 1073790400000000, 1411138560000000, 1864578560000000, 2516582400000000, 3355443200000000, 5033164800000000, 6710886400000000, 10066636800000000, 13422387200000000, 20133577600000000, 26844768000000000, 40267136000000000, 53689504000000000, 80534272000000000, 107379040000000000, 141113856000000000, 186457856000000000, 251658240000000000, 335544320000000000, 503316480000000000, 671088640000000000, 1006663680000000000, 1342238720000000000, 2013357760000000000, 2684476800000000000, 4026713600000000000, 5368950400000000000, 8053427200000000000, 10737904000000000000, 14111385600000000000, 18645785600000000000, 25165824000000000000, 33554432000000000000, 50331648000000000000, 67108864000000000000, 100666368000000000000, 134223872000000000000, 201335776000000000000, 268447680000000000000, 402671360000000000000, 536895040000000000000, 805342720000000000000, 1073790400000000000000, 1411138560000000000000, 1864578560000000000000, 2516582400000000000000, 3355443200000000000000, 5033164800000000000000, 6710886400000000000000, 10066636800000000000000, 13422387200000000000000, 20133577600000000000000, 26844768000000000000000, 40267136000000000000000, 53689504000000000000000, 80534272000000000000000, 107379040000000000000000, 141113856000000000000000, 186457856000000000000000, 251658240000000000000000, 335544320000000000000000, 503316480000000000000000, 671088640000000000000000, 1006663680000000000000000, 1342238720000000000000000, 2013357760000000000000000, 2684476800000000000000000, 4026713600000000000000000, 5368950400000000000000000, 8053427200000000000000000, 10737904000000000000000000, 14111385600000000000000000, 18645785600000000000000000, 25165824000000000000000000, 33554432000000000000000000, 50331648000000000000000000, 67108864000000000000000000, 100666368000000000000000000, 134223872000000000000000000, 201335776000000000000000000, 268447680000000000000000000, 402671360000000000000000000, 536895040000000000000000000, 805342720000000000000000000, 1073790400000000000000000000, 1411138560000000000000000000, 1864578560000000000000000000, 2516582400000000000000000000, 3355443200000000000000000000, 5033164800000000000000000000, 6710886400000000000000000000, 10066636800000000000000000000, 13422387200000000000000000000, 20133577600000000000000000000, 26844768000000000000000000000, 40267136000000000000000000000, 53689504000000000000000000000, 80534272000000000000000000000, 107379040000000000000000000000, 141113856000000000000000000000, 186457856000000000000000000000, 251658240000000000000000000000, 335544320000000000000000000000, 503316480000000000000000000000, 671088640000000000000000000000, 100666368000000000000000000000, 134223872000000000000000000000, 201335776000000000000000000000, 268447680000000000000000000000, 402671360000000000000000000000, 536895040000000000000000000000, 805342720000000000000000000000, 107379040000000000000000000000, 141113856000000000000000000000, 186457856000000000000000000000, 25165824000000000000

0111 1000 1000 1000

When port data is locked into the C1 pin 2080 latch, the status port data on the output of VCI is 0 (the flag goes active if 0). All events between a new VCI rising edge, the status port data must be stable before entering the next edge of VCI (the status input if 0 is 1 all double port data).




Figure 3.7 Video Input Timing

The Video Input FIFO supports 24-bit RGB color data (S 1 must) at up to 40 Mbit pixel rates, 18-bit RGB S 2 must at up to 80 Mbit pixel rates, and 18-bit YUV (S 2 must) at up to 80 Mbit pixel rates. The on-chip video processing elements described in this section convert a variety of input formats into linear RGB and are as follows:

- Format Aligner  
Chrominance Interpolator  
Zoom Control  
Color Space Matrix  
Gamma Converter

**Cirrus Confidential  
Business Information**

CL 42001

59

**PRELIMINARY**


September, 1957

50

May 1991



These processing elements operate in sequence as shown in Figure 3-8. Any stage which is not needed for a specific application can be bypassed using internal control registers.



**Figure 3-8. Video Input Processing Elements**

## 022 Format Aligner

The format algorithm accepts pixel input ( $VSD[VI][0]$ ) for various pixel formats described in the table below. The number of pixels per line and conversion are specified by the format. For formats requiring less than eight pixels per line, the remaining bits of the line are padded with zeros. For example, if the format is equal to 18 bit per pixel, 7 values are packed in the 32-bit pixel clock.  $VSD[PI]$  of pipeline registers are used to store data before it is passed into the color conversion circuitry. The relation is based on assignment to element A as pixel-values where bit 7 is the MSB. For example, if  $V_7, V_6, V_5, V_4$  or 4 spec-ified, then data is left justified out of the pipeline with the 4 LSBs padded with zero. Also, when VO and Y1 are specified in the same input frame, VO is the first luminance component in time.

### Table 3.3. Supported Plot Word Input Formats

Phrase Word	YUV 10 bit	YUV 10 bit	RGB 10 bit	RGB 10 bit	RGB 24 bit	RGB 24 bit
WSOP(1:1)	Non-Tagged	Tagged	Non-Tagged	Tagged	Non-Tagged	Tagged
WSOP(1)	V1-2	V1-7	R1-7	TAG 1	X	TAG 0
WSOP(2)	V1-8	V1-9	R1-8	R1-7	X	X
WSOP(3)	V1-9	V1-9	R1-9	R1-8	X	X
WSOP(4)	V1-4	V1-4	R1-4	R1-8	X	X
WSOP(5)	V1-3	V1-3	R1-3	R1-4	X	X
WSOP(6)	V1-2	V1-2	G1-7	R1-3	X	X
WSOP(7)	V1-1	V1-1	G1-8	G1-7	X	X
WSOP(8)	V1-0	V1-0	G1-8	G1-8	X	X
WSOP(9)	V0-7	V0-7	G1-4	G1-8	R0-7	R0-7
WSOP(10)	V0-8	V0-8	G1-3	G1-4	R0-8	R0-8
WSOP(11)	V0-9	V0-9	G1-2	G1-3	R0-9	R0-9
WSOP(12)	V0-4	V0-4	B1-7	B1-7	R0-4	R0-4
WSOP(13)	V0-3	V0-3	B1-8	B1-8	R0-3	R0-3

September, 1997

## PRELIMINARY

90



Cirrus Semiconductor

CL-42000  
MediaDAC™

Table 3.3 Supported Pixel Word Input Formats

Pixel Word	YUV 18 bit	YUV 18 bit	RGB 18 bit	RGB 24 bit	RGB 24 bit
VSDP1.0	Non-tagged	Tagged	Non-tagged	Tagged	Tagged
VSDP1.0	V0.2	V0.2	B1.5	B1.5	R0.2
VSDP1.1	V0.1	V0.1	B1.4	B1.4	R0.1
VSDP1.2	V0.0	TAQ.1	B1.3	B1.3	R0.0
VSDP1.3	V0.7	V0.7	TAQ.0	TAQ.0	R0.7
VSDP1.4	V0.6	V0.6	R0.7	R0.7	R0.6
VSDP1.5	V0.5	V0.5	R0.6	R0.6	R0.5
VSDP1.6	V0.4	V0.4	R0.5	R0.5	R0.4
VSDP1.7	V0.3	V0.3	R0.4	R0.4	R0.3
VSDP1.8	V0.2	V0.2	R0.3	R0.3	R0.2
VSDP1.9	V0.1	V0.1	R0.2	R0.2	R0.1
VSDP1.0	V0.0	V0.0	R0.1	R0.1	R0.0
VSDP1.1	U0.7	U0.7	U0.4	U0.4	B0.7
VSDP1.2	U0.6	U0.6	U0.3	U0.3	B0.6
VSDP1.3	U0.5	U0.5	U0.2	U0.2	B0.5
VSDP1.4	U0.4	U0.4	U0.1	U0.1	B0.4
VSDP1.5	U0.3	U0.3	B0.7	B0.7	B0.3
VSDP1.6	U0.2	U0.2	B0.6	B0.6	B0.2
VSDP1.7	U0.1	U0.1	B0.5	B0.5	B0.1
VSDP1.8	U0.0	TAQ.0	B0.4	B0.4	B0.0

### 3.2.1 RGB VIDEO INPUT DATA

For RGB video input data, the Format Aligner may be programmed to accept either 5.4, 5.5, 5.6, 5.7, 5.8, or 5.9 TAG formats, where n indicates the bits allocated to the red, green, and blue planes respectively, or pseudocolor, where the most significant input byte is passed to the red, green and blue outputs. Unused bit locations should be grounded prior to FIFO input. For RGB data, the input simply passes to the output in proper bit alignment.

CL 42002

Cirrus Semiconductor

CL-42000  
MediaDAC™



### 3.2.2 YUV 4:2:2 VIDEO INPUT DATA

For 4:2:2 YUV video input data, the Format Aligner can be programmed to accept either 2.4, 2.5, 2.6, 2.7, 2.8, or 2.9 TAG formats, where n indicates the bits allocated to the red, green, and blue planes respectively, or pseudocolor, where the most significant input byte is passed to the red, green and blue outputs. Unused bit locations should be grounded prior to FIFO input. For YUV data, the input simply passes to the output in proper bit alignment.


Table 3.4 YUV 4:2:2 Format

Y Frame	1	2	3	4	5	6	7	8
V0	V0.7	V0.7	V0.7	V0.7	V0.7	V0.7	V0.7	V0.7
V1	V0.6	V0.6	V0.6	V0.6	V0.6	V0.6	V0.6	V0.6
V2	V0.5	V0.5	V0.5	V0.5	V0.5	V0.5	V0.5	V0.5
V3	V0.4	V0.4	V0.4	V0.4	V0.4	V0.4	V0.4	V0.4
V4	V0.3	V0.3	V0.3	V0.3	V0.3	V0.3	V0.3	V0.3
V5	V0.2	V0.2	V0.2	V0.2	V0.2	V0.2	V0.2	V0.2
V6	V0.1	V0.1	V0.1	V0.1	V0.1	V0.1	V0.1	V0.1
V7	V0.0	V0.0	V0.0	V0.0	V0.0	V0.0	V0.0	V0.0

Chrominance Values	1	2	3	4
UV0	U0.7	U0.7	U0.7	U0.7
UV1	U0.6	U0.6	U0.6	U0.6
UV2	U0.5	U0.5	U0.5	U0.5
UV3	U0.4	U0.4	U0.4	U0.4
UV4	U0.3	U0.3	U0.3	U0.3
UV5	U0.2	U0.2	U0.2	U0.2
UV6	U0.1	U0.1	U0.1	U0.1
UV7	U0.0	U0.0	U0.0	U0.0

Cirrus Confidential  
Business Information



01. FXY1040  
M. A. D. A. (2)

**VIAJES Y TURISMO**

ALL INFORMATION CONTAINED HEREIN IS UNCLASSIFIED

## 5214 Chrominance Interpolator

The Chrominance Interpolator increases the sampling rate of the color difference signals when they are input at less than a 4 rate and acts as a data source for the Color Space Matrix. The Chrominance Interpolator always operates in the same mode as the format aligner.

The Chrominance interpolator, consisting of two identical circuits -- one for the U component and one for the V component, the output of the first Demultiplexer, feeds the Chrominance Interpolator by setting its passing U and V values to zero on display window boundary conditions.

1299 MOB MOFO INPUT DATA

No Chondrinase interpolator is not required when using NCA versus input data

**?? Zoom Control Codes**

the form. Control circuitry accepts input from the Color Space Matrix and outputs to the Gamma Corrector. A 4 bit zoom code accompanies each input pair to specify the output sequence in the CL PR2080 when used with CL PR2070.

## 2.4 Gemme Correction

The Gaming Corridor accepts input from the Color Space Matrix, and outputs to the mixing circuitry to "align with" incoming graphics cursor, and background border. The Gaming Corridor can be programmed with a custom correction table, or to remove the gaming coding that is normally present in a TVU feed.

The Gemini Connector comprises three 256,000 memories, one for each color channel. The transfer function in each is user definable and programmable. A sample transfer function is supplied below. In this, the output of each channel is the input raised to the 2 power (with values interpreted as fractions ranging from 0 to 15/256). The transfer function is shown in Table 3 on page 40.

The Gamma Connector is an optional feature and can be bypassed by the user.

what is gamma correction

CL 42003

3

September 1997

ABVN0017384

90

May 1991



CI-FX2010  
ModDAC™

**Phil  
Semiconductor**

### Table 3.3. Sample Gamma Removal Transfer Function

[illegible]

September, 1997

**ABSTRACT**

9



Cirrus Semiconductor

CL-PX2080  
MediaDAC™

### 3.3 Graphics Frame Buffer Interface And Processing

The CL-PX2080 accepts data from the graphics display source through either of two paths: an 8-bit VGA data path (VGA[0:7]) or a 32-bit VRAM serial data path (GSD[31:0]). One data path is selected at a time. The GFS pin and bit 5 in the CSC register determine which input is selected. These two paths are provided to allow non-generator PC graphics subsystems based on the CL-PX2080 to maintain compatibility with the large base of VGA systems while achieving higher performance and resolution in the VRAM serial data path.




Figure 3.8 CL-PX2080 Graphics Datapath

#### 3.3.1 VRAM Support

The graphics serial bus interface has a 32-bit data bus. The data on this bus is multiplexed under control of bits 2, 3, and 8 in the Graphics Format Control Register (GFC). Data on this bus is latched internally on the rising edge of LCLK. LCLK must be supplied by the graphics controller and should be derived from SCLK. SCLK is derived from PCLK, according to the state of bit 2 of the GFC. The maximum transfer rate on this bus is 40 MHz (32-bit words per second).

#### 3.3.2 VGA Support

The VGA data path is an 8-bit input bus multiplexed with the VRAM serial data path under control of bit 8 of the Graphics Setup Control Register (GSC). The maximum transfer rate is 85 MHz (65 Mbytes per second). After the CL-PX2080 scales the video image, the resulting pixel data is stored in the FIFO. An external memory controller then transfers pixels from the FIFO to the display buffer memory, using addresses generated by an external pixel address calculator. The CL-PX2080 provides control signal outputs that simplify these operations.

CL-PX2080  
MediaDAC™



Cirrus Semiconductor

### 3.3.3 VRAM Operation

#### 3.3.3.1 Graphics Data - GSD[31:0]

The VRAM data clock (SCLK) is generated by the CL-PX2080. In 1:1 VGA mode SCLK = LCLK. Table 3.7 describes the relationship of SCLK and LCLK in various pixel modes.

Table 3.4 SCLK and LCLK Relationships

Multiplex Rate	SCLK / LCLK Relationship
0:1	SCLK = LCLK = PCLKx8
4:1	SCLK = LCLK = PCLKx4
2:1	SCLK = LCLK = PCLKx2
1:1	SCLK = LCLK = PCLK

GSD[31:0] is the input pixel data, 8 bits per pixel (4:1 MU) and 4 bits per pixel (8:1 MU) for four and eight horizontally consecutive output pixels. GSD[31:0] is always latched on the rising edge of LCLK. The pixel clock is specified to be either PCLK or PCLK1 by bit 4 of the CSC register.

#### 3.3.3.2 GSD[31:0] Mapping to Pixel Port Interface

Regardless of mode, the least significant word, byte, or nibble is the first to be displayed in time. For example, when in 4:1 mode, there are four 8-bit pixel ports, encoded within GSD[31:0]. Port GSD[0:7] corresponds to the first pixel of the first line of the display. This is the first pixel fed to the scaling output, followed by GSD[15:8], then GSD[23:16], and finally GSD[31:24], repeating the pattern from L58 to MSB until the first scan line is completely displayed.

#### 3.3.3.3 OddEven Field Definition

The output data sequence depends on bit 3, DM of the CSC register and the ODD/EVEN input. For graphics data processing, the CL-PX2080 treats interlaced graphics data in the same manner as non-interlaced data, merely transferring it for output processing. Interlaced data alignment is performed and controlled outside the CL-PX2080. Cursor Pattern Ram Data, however, is managed by the CL-PX2080 in interlaced mode.

In interlaced mode, scan line 1 is always displayed first and is considered the first line of the EVEN field. In non-interlaced mode, scan line 2 immediately follows scan line 1. In interlaced mode, scan line 2 is considered to be the first line of the ODD field and is displayed only after the entire EVEN field has been displayed and the ODD/EVEN pin has toggled.

Only the ODD lines or only the EVEN lines will be displayed. If ODD/EVEN does not change Figure 3.10 shows the interlaced and non-interlaced display scan. Non-interlaced display scan is equal to one frame. Interlaced display scan is equal to one frame with odd and even fields.







2909 Two Co's, Operation

the  $1/\Gamma$  - the  $\Gamma/\Gamma$  register enables or disables the internal pass by pass feature. When by pass mode is selected the pixel data are sent directly to a proper buffer of the respective DACs, by passing the pass through the pixel mask. When the by pass mode is not selected the pixel data undergo prior transformations in the pass, and the raster color information is passed to the respective DACs. In the  $1/\Gamma$  register, selects enable or disable pass by pass mapping.

For sparse sparse mapping, each independent color component of pixel data is mapped to the most significant bits of the respective palette entries. The least significant bits are set to zero. For contiguous palette mapping, each independent color component of the pixel data is mapped to the least significant bits of the respective palette address. The most significant bits are set to zero. For other sparse or contiguous mapping, the specified color palette values are transferred to the DAC.

When 999 or 999 color films is selected, the display may change 99K or 99K simultaneous color response. The 99K can be configured for 0 or 0.9 of association in the mode.

**Table 3.6 Color Mapping to RGB/1, 0/None**

Format	S	A1	A2	A3	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	R17	R18	R19	R20	R21	R22	R23	R24	R25	R26	R27	R28	R29	R30	R31	R32	R33	R34	R35	R36	R37	R38	R39	R40	R41	R42	R43	R44	R45	R46	R47	R48	R49	R50
Format	S	A1	A2	A3	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	R17	R18	R19	R20	R21	R22	R23	R24	R25	R26	R27	R28	R29	R30	R31	R32	R33	R34	R35	R36	R37	R38	R39	R40	R41	R42	R43	R44	R45	R46	R47	R48	R49	R50

**69-80-0**

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2
22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6
26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7
27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8
28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9
29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10
30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13
33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14
34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15
35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18
38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19
39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21
41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22
42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23
43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24

## 21

Formal A4 A3 A2 A1 R0 03 04 03 03 02 01 00 04 03 02 01 B0

10:50 AM

0001	15	16	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0012	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16



### Table 3.6. Operating Modes

[illegible]

QDA	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99
QDA	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99

01  
0507 AI  
0507 AI  
0507 AI  
0507 AI

0501016J  
0502220J  
0502124J  
050311200J

[illegible]

OSQ(3124)									
OSQ190J	21								

[illegible][illegible]

### 3.3.3.5 Hardware Cursor Operation

### 3.3.3 Hardware Cursor Operation


The CL-PI2000 has an on-chip, three-color, user definable cursor which is implemented in 32x32 bit memory. This cursor works in both hybrid and non-hybrid systems. The cursor can be programmed via the OFC register for three modes of operation which are summarized in Table 3.10 on page 18.

Table 3-10. Current 2-bit Data Decodes vs. Mode Selected

Mode 1	Mode 2	Mode 1	Mode 2
0	CC1	Date	Date
1	CC2	CC1	Date
0	CC3	CC2	Date
1	CC4	CC3	Date
0	CC5	CC4	Date
1	CC6	CC5	Date
0	CC7	CC6	Date
1	CC8	CC7	Date
0	CC9	CC8	Date
1	CC10	CC9	Date
0	CC11	CC10	Date
1	CC12	CC11	Date
0	CC13	CC12	Date
1	CC14	CC13	Date
0	CC15	CC14	Date
1	CC16	CC15	Date
0	CC17	CC16	Date
1	CC18	CC17	Date
0	CC19	CC18	Date
1	CC20	CC19	Date
0	CC21	CC20	Date
1	CC22	CC21	Date
0	CC23	CC22	Date
1	CC24	CC23	Date
0	CC25	CC24	Date
1	CC26	CC25	Date
0	CC27	CC26	Date
1	CC28	CC27	Date
0	CC29	CC28	Date
1	CC30	CC29	Date
0	CC31	CC30	Date
1	CC32	CC31	Date
0	CC33	CC32	Date
1	CC34	CC33	Date
0	CC35	CC34	Date
1	CC36	CC35	Date
0	CC37	CC36	Date
1	CC38	CC37	Date
0	CC39	CC38	Date
1	CC40	CC39	Date
0	CC41	CC40	Date
1	CC42	CC41	Date
0	CC43	CC42	Date
1	CC44	CC43	Date
0	CC45	CC44	Date
1	CC46	CC45	Date
0	CC47	CC46	Date
1	CC48	CC47	Date
0	CC49	CC48	Date
1	CC50	CC49	Date
0	CC51	CC50	Date
1	CC52	CC51	Date
0	CC53	CC52	Date
1	CC54	CC53	Date
0	CC55	CC54	Date
1	CC56	CC55	Date
0	CC57	CC56	Date
1	CC58	CC57	Date
0	CC59	CC58	Date
1	CC60	CC59	Date
0	CC61	CC60	Date
1	CC62	CC61	Date
0	CC63	CC62	Date
1	CC64	CC63	Date
0	CC65	CC64	Date
1	CC66	CC65	Date
0	CC67	CC66	Date
1	CC68	CC67	Date
0	CC69	CC68	Date
1	CC70	CC69	Date
0	CC71	CC70	Date
1	CC72	CC71	Date
0	CC73	CC72	Date
1	CC74	CC73	Date
0	CC75	CC74	Date
1	CC76	CC75	Date
0	CC77	CC76	Date
1	CC78	CC77	Date
0	CC79	CC78	Date
1	CC80	CC79	Date
0	CC81	CC80	Date
1	CC82	CC81	Date
0	CC83	CC82	Date
1	CC84	CC83	Date
0	CC85	CC84	Date
1	CC86	CC85	Date
0	CC87	CC86	Date
1	CC88	CC87	Date
0	CC89	CC88	Date
1	CC90	CC89	Date
0	CC91	CC90	Date
1	CC92	CC91	Date
0	CC93	CC92	Date
1	CC94	CC93	Date
0	CC95	CC94	Date
1	CC96	CC95	Date
0	CC97	CC96	Date
1	CC98	CC97	Date
0	CC99	CC98	Date
1	CC100	CC99	Date

CCn - Cursor Color Register n

The reason for the change is pretty straightforward. NAM, when met the request by the AIA at any time. Consider, however, is published in the current position of the (see Civil Civil Civil Figure 3.12) down on the page.



**Figure 2.19** **Quasi-Operation**

A value of 0.0 M is given in the input position register once the cursor completely off screen, outside the viewing area. A cursor position value of 1 places the next right pixel of the cursor on the upper left-hand corner of the screen. Only one cursor parameter per frame is displayed. Registered updates to the cursor position register. The single selection on position register updates is high at position register must be written when the cursor location is updated.

The internal position register is updated when the Y upper byte (CY) is written to ensure this operation the cursor pattern is displayed at the last cursor location, when prior to the next operation. The tolerance point of the cursor, row 0 column 0, is the lower right corner of the cursor relative to BOARD n.

The position of the cursor is not dependent upon CBLANK. The cursor X position is relative to the first blank edge of CLK when BORDER is sampled at a logical one. The cursor Y position is relative to the first rising edge of CLK when RORIDEN is sampled at a logical one. A vertical blanking period has been determined.

The cursor pattern can be displayed in a interleaved system if bit 3, DMA of the CSC register, is a logical one. The first cursor line displayed (ROW 31 of cursor pattern RAM) depends on the state of the O.E. pin and the position value in CYR1. CYR1 (if the Y position is an even number, the data in row 31 is displayed during the even field, starting at position (CY 31, CY 31), where CY is the cancelled position determined by CH1, CH2 (and similarly with CY). Each subsequent scan line displayed in the even field corresponds to every alternate active cursor line after row 31 in the cursor RAM array. During odd fields, the even rows from the cursor pattern RAM are displayed starting with row 30 at position CY 31, CY 30). Each subsequent scan line displayed in the odd field corresponds to every alternate active cursor line after row 30 in the cursor RAM array.

Similarly, if the Y position was an odd number in the first line displayed, then Row 31 and subsequent odd rows would be displayed during an odd field. Row 30 and subsequent even rows would be displayed during the even field.

### 230 Internal Memory Access

### Table 2.11. Memory Access Addressing and Indexing

Memory Access	Access Address BR/PC Addr	Type R/W	Addressed by Register BR/PC Addr	Address Range	Mask 3 Counter Bit 1,5
Color Palette RAM (red)	BR1R-000C6	W	LAW, BR1R-1, 000C6	0-00 00FF	00
Color Palette RAM (green)	BR1R-000C6	W	LAW, BR1R-1, 000C6	0-00 00FF	01
Color Palette RAM (blue)	BR1R-000C6	W	LAW, BR1R-1, 000C6	0-00 00FF	10
Color Palette RAM (red)	BR1R-000C6	R	LAR, BR1R-1, 000C7	0-00 00FF	00
Color Palette RAM (green)	BR1R-000C6	R	LAR, BR1R-1, 000C7	0-00 00FF	01
Color Palette RAM (blue)	BR1R-000C6	R	LAR, BR1R-1, 000C7	0-00 00FF	10
32-byte Pattern RAM (red)	BR1R-0-027CD	W	VOW, BR1R-1, 0-27CD	0-00 00FF	00
32-byte Pattern RAM (green)	BR1R-0-027CD	W	VOW, BR1R-1, 0-27CD	0-00 00FF	01
32-byte Pattern RAM (blue)	BR1R-0-027CD	W	VOW, BR1R-1, 0-27CD	0-00 00FF	10
32-byte Pattern RAM (red)	BR1R-0-027CD	R	VOR, BR1R-1, 0-27CB	0-00 00FF	00
32-byte Pattern RAM (green)	BR1R-0-027CD	R	VOR, BR1R-1, 0-27CB	0-00 00FF	01
32-byte Pattern RAM (blue)	BR1R-0-027CD	R	VOR, BR1R-1, 0-27CB	0-00 00FF	10
32-byte Pattern Ram - Bit 0	BR1R-0-027CB	W	LAW, BR1R-1, 000CB	0-00 00FF	N/A
32-byte Pattern Ram - Bit 1	BR1R-0-027CB	W	LAR, BR1R-1, 000C7	0-00 00FF	N/A
32-byte Pattern Ram - Bit 0	BR1R-0-027CB	R	LAR, BR1R-1, 000C7	0-00 00FF	N/A
32-byte Color	BR1R-1-0-27CD	W	CWV, BR1R-2, 0-27CC	0-00 0000	00 10
32-byte Color 1	BR1R-1-0-27CD	W	CWV, BR1R-2, 0-27CC	0-00 0000	00 10
32-byte Color 2	BR1R-1-0-27CD	W	CWV, BR1R-2, 0-27CC	0-00 0000	00 10
32-byte Color 3	BR1R-1-0-27CD	W	CWV, BR1R-2, 0-27CC	0-00 0000	00 10
32-byte Color	BR1R-1-0-27CD	R	CAR, BR1R-2, 0-27CB	0-00 0000	00 10
32-byte Color 1	BR1R-1-0-27CD	R	CAR, BR1R-2, 0-27CB	0-00 0000	00 10
32-byte Color 2	BR1R-1-0-27CD	R	CAR, BR1R-2, 0-27CB	0-00 0000	00 10
32-byte Color 3	BR1R-1-0-27CD	R	CAR, BR1R-2, 0-27CB	0-00 0000	00 10

### 3.3.0.1 Color NAM Data Access

Color pellets, gamma pellets, cancer and cancer border colors are specified in terms of 24-bit RGB data, one byte per color. The host processor accesses a color memory location by first writing the index address, then performing three successive writes or reads to the data register. Upon completion of the third access, the index register points to the next location.

For example, to update the color palette data, the processor writes the CL\_PMEM0 address register (RAM write mode) with the address of the color palette RAM location to be modified. The processor performs three successive write cycles (8 bits each of red, green, and blue). After the blue write cycle, the three bytes of color information are concatenated into a 24-bit word and written to the location specified by the address register. The address register then increments to the next location, which the processor can modify by simply writing another sequence of red, green, and blue data. To write a block of color values in CL\_PMEM0, the processor writes the address register with the start address and performs continuous R, G, B write cycles until the entire block has been written. Cursor and other color information is handled the same way. Rather to appropriate bus interface Unit configuration for read/write timing.



Pixel  
Semiconductor

CL-PX2080  
MicroDAC™

### 3.3.6.7 VGA Compatible Access Modes

The CL-PX2080 has the flexibility to operate in a system with a separate VGA controller/DAC or to operate in the same display output. Many currently used VGA-DAC ICs internally decode the ISA standard address for the palette RAM. The CL-PX2080 is capable of transparently replacing an existing DAC, operating in parallel, or operating as a separate subsystem at a unique address. These access modes are available to maintain compatibility with software designed for VGA registers.

Mode 0 is for a system with a separate, pre-existing VGA controller and palette DAC. Graphic data from the auxiliary or "feature" connector of the existing controller board enters the VGA graphics port of the CL-PX2080, where it is mixed with video data from an external source. As shown in Figure 3-13, a single



Figure 3-13: Mode 0 System Configuration

external monitor is connected to the analog RGB output of the CL-PX2080. In order to preserve the same functionality with an VGA software driver, the CL-PX2080 multi-accepts writes to the standard VGA palette addresses, but not respond to reads, allowing the existing VGA controller board to respond. The CL-PX2080 palette RAM shadow the VGA controller RAM on writes only. Mode 0 is also useful in designs configured like that shown in Figure 3-14, when the CL-PX2080 is used with a self-decoding VGA controller.

Model 1 is designed for a system which has a VGA controller/palette DAC and a CL-PX2080 in the same subsystem. Graphic data from the auxiliary or "feature" connector of the existing controller board enters the VGA graphics port of the CL-PX2080, where it is mixed with video data from an external source, as




Figure 3-14: Mode 1 System Configuration

shown in Figure 3-13. The difference between mode 0 and 1 is that mode 1 responds to reads at the

CL 42008

CL-PX2080  
MicroDAC™



Pixel  
Semiconductor

palette RAM address. This system is compatible with existing software that manipulates the VGA palette RAM.

Model 2 is designed for a system containing a VGA controller (with palette DAC) and a CL-PX2080 subsystem, each driving separate RGB monitors, as shown in Figure 3-15. In this scenario the VGA sub-




Figure 3-15: Mode 2 System Configuration

system occupies the standard VGA palette RAM addresses and the CL-PX2080 registers respond to a completely separate set of addresses.

Modes are selected by the E1, RE and RO bits in the BIR register, described in Section 4.1.1 on page 87.

### 3.3.6.8 Additional Information

When accessing the color palette RAM, the address register resets to 00h following a blue read or write to RAM location FFh.

The processor interface operates asynchronously to the pixel clock. Data transfers between the color palette RAM and the color registers (R, G, and B in the block diagram) are synchronized by internal logic, and occur in the period between processor accesses. To reduce noticeable sparking on the CRT screen during processor access to the color palette RAM, internal logic maintains the previous output color data on the analog outputs while the transfer between RGB registers and Look-Up Table RAMs occurs.

To keep track of the red, green, and blue read/write cycles, the address register has two additional bits (B1, B0) that count module three. They are reset to zero when the processor writes to the address register, and are not reset to zero when the processor reads the address register. The processor does not have access to these bits. The processor can read the address register at any time without modifying its contents or the existing read/write mode.

### 3.3.6.9 Accessing the Cursor RAM Array

The 32x32 cursor RAM is accessed in a planar format where plane 1 is bit 1 of the cursor data and plane 0 is bit 0 in the planar format, only 7 address bits are used. The eighth bit is to determine which plane (0



Pixel  
Semiconductor

CL FX2000  
MediaDAC™

0: The address of the RAM array is determined by the value of the address bit 1. A single address presented in the cursor RAM array is presented in place of 1, depending on the value of address bit 1.




Figure 3-10: Cursor RAM Function Diagram

After each access in the planar format, the address increments. The processor uses LAW or LAR (write or read) binary address counters to access the cursor RAM array (see Table 2). Note that LAW (LAW) is the same binary counter used for RGB auto incrementing access to the color palette RAM. Any write to LAW after cursor auto incrementing has been initiated results in the cursor auto incrementing logic until the cursor RAM array has been accessed again. Cursor auto incrementing then begins from the address written. A read from the LAR does not reset the cursor auto incrementing logic. The color palette RAM and the cursor RAM share the same internal address registers, and processor addressing for this and all other registers is determined by the appropriate register addresses documented in Section 4, Registers.

Table 3-12: Cursor Memory Mapping and Relationships for Display

BR 1	BR 0	Mode 1	Mode 2	Mode 3
0	0	Data	CC1	Data
0	1	CC1	CC2	Data
1	0	CC2	Data	CC1
1	1	CC3	Not Data	CC2

NOTE  
CCn = Cursor Color Register n  
Data = Color or Gamma Palette Data  
Not = Invalid or



Pixel  
Semiconductor

CL FX2000  
MediaDAC™

### 3.3.6 8-Bit/8-Bit Operation

Bit 1, D7/D18 of the ABC register, is used to specify whether the processor is reading and writing 8 bits or 8 bits of color information each cycle.

For 8-bit operation, D0 is the LSB and D7 is the MSB of color data.

For 8-bit operation, color data is contained on the lower 8 bits of the data bus, with D0 being the LSB and D7 the MSB of the color data. When writing color data, D8 and D7 are ignored. During color read cycles, D8 and D7 are logical zero. Accessing the cursor RAM array does not depend on the resolution of the DACs.

Note that in the 8-bit mode, the CL FX2000's full-scale output current will be less than when it is in the 8-bit mode, since the two LSBs of each 8-bit DAC are always a logical zero in the 8-bit mode.

### 3.3.7 Mating to Output DAC

The Output DAC contains three 85 kHz 8-bit digital-to-analog converters. The table below shows how the graphic data path is controlled as the input of the DAC by BORDER\*, BLANK\*, and GPS.

Table 3-13:

BLANK*	BORDER*	GPS
0	X	X
1	0	X
1	1	0
1	1	1

Video blanking

Border color

VGA or cursor color

QSD or cursor color

### 3.3.7.1 Graphics Overlay Control

The graphics overlay controls consist of a 32-bit color key, a 32-bit color key mask, an 8-bit overlay op code, and an 8:1 multiplexer.

To understand how the graphics overlay controls work, imagine the CL FX2000 as managing two images, one in front of the other. The two image planes are the video and graphics images, with the video image behind the graphics image. Every graphics pixel is either transparent or opaque. If the graphics pixel is opaque, the graphics color information for that pixel is displayed on the screen. If the graphics pixel is transparent, the color information of the video pixel behind it is displayed on the screen.


The graphics overlay controls determine which graphics pixels are transparent. The determination is made by a combination of two overlay control features: a TAG bit component in the video pixel data, and the graphics COLOR key switch. The graphics COLOR key switch is generated by ANDing the graphics pixel data with the OR'd register, and then comparing the results against the OR'd register. The tag bit is



Pitot  
Semiconductor

CL-PX2080  
MediaDAC™

generated to write the CL-PX2080. The outputting signals are the select lines to the multiplexer, while the Graphics Overlay OpCodes (GOC) register is the input to the multiplexer.



### 3.3.2.2 Graphics Overlay OpCodes Register (GOC)

The Graphics Overlay OpCodes is an 8-bit value used as input to an 8:1 multiplexer. The select signals to the multiplexer (the TAG bit and the graphics COLOnly Match) determine which of the eight bits will become the transparent control for each pixel time. If a bit in the GOC register is 1, the graphics pixel becomes transparent, enabling the video pixel for the display. The GOC register is initialized to 0x00 during reset, selecting the graphics pen and ignoring the video input stream.

### 3.3.3 CLK Synchronizer and SYNC Alignment

The clock generator creates all device clocks. The rising edge of CLK latches OSD[31:0] (H or VOA) of and BLANK, HSM, VSM, QPS and BORDER. The information latched by this signal is synchronized internally with SCLK. To avoid metastability, LCLK must remain setup and hold requirements to SCLK. Data is synchronized with the selected pixel clock (PCLK0 or PCLK1) after being internally latched with SCLK. When the input data multiplexing rate is 8:1, 4:1, 2:1 or 1:1, LCLK must be the pixel clock divided by 8, 4, 2 or 1 respectively.

The SYNC alignment circuitry generates external HSOUT and VSOUT signals required for the monitor. The output is delayed to match the internal PCLK delay of the RGB outputs. A SYNC Alignment Register is provided to program polarity of HSM, HSOUT, VSM, VSOUT. This register also generates a programmable PCLK delay of RGB relative to the matched HSOUT and VSOUT, described above. This delay is programmable in both directions.

### 3.3.4 Power-Down Mode

The CL-PX2080 incorporates a power-down mode, controlled by bit 8 and 0 of the ASC register. While bit 8 (CKOFF) and bit 0 (DAOFF) are logical zeros, the CL-PX2080 functions normally. While bit 8 (CKOFF) is a logical one, all clock inputs, PCLKn, VCLK and LCLK, are disabled. While bit 0 (DAOFF) is a logical one, the DACs and power to the RAM are turned off.

Note that the RAM still retains the data. Also, the RAM can be read or written to by the processor as long as the pixel clock is running. The RAM automatically powers up during processor read/write cycles, and shuts down when the processor access is completed. The DACs output no current, and the three command registers can still be written to or read by the processor.

53

PRELIMINARY

September, 1992

54

PRELIMINARY

September, 1992

May 1991



Cirrus Semiconductor

CL 420110  
N/A

Cirrus Confidential  
Business Information

CL 42011

55

September, 1992

PRELIMINARY

55

May 1993



#### 4. REGISTERS

Internal registers control the operations of the CL-PX2000. These registers are organized in mapping order in Table 4.1 on page 57. Table 5.2 on page 72 summarizes the CL-PX2000 registers, and organizes them according to the following functions:

- Indexing
- CLUT Access
- Cursor Access
- Video, Graphics, and Cursor Control
- Video Gamma Correction Palette Access
- Graphics Overlay Control
- Cursor Positioning
- Digital to Analog Conversion and Control

NOTE: Data values reserved register locations are not guaranteed on readback. Reserved bits in unused registers locations are read back as 0.

Table 4.1. CL-PX2000 Control Registers (Organized by Mapping)

NOTE: Register bit fields addressing in expander mode: IO address and Bit (Base Index Register) apply to ISA and MCA modes.

Register	Register	Bit	IO Addr	See Addr	Bit	Definition	Ref. Section
BIT	N/A	0x2FCE	0x029E	N/A		Black Index Register	4.1.1, p. 58
LAW	0x00	0x02C9	N/A	N/A		CLUT Write Address	4.2.1, p. 60
LCD	0x01	0x02C9	N/A	N/A		CLUT Color Data	4.2.2, p. 61
LPM	0x02	0x02C9	N/A	N/A		CLUT Pixel Mask	4.2.3, p. 62
LAR	0x03	0x02C7	N/A	N/A		CLUT Read Address	4.2.4, p. 63
CAW	0x04	0x27CC	0x029C		1	Cursor Address Write 2	4.3.1, p. 64
CCD	0x05	0x27CD	0x029D		1	Cursor Color Data Register	4.3.2, p. 64
ASC	0x06	0x27CA	0x029A		1	Analog Setup Control	4.8.1, p. 79
CAR	0x07	0x27CB	0x029B		1	Cursor Address Read	4.3.3, p. 65
DFC	0x08	0x27CC	0x029C		2	Graphics Format Control	4.4.2, p. 67
CBC	0x09	0x27CD	0x029D		2	Cursor Setup Control	4.4.3, p. 68
GSR	0x0A	0x27CA	0x029A		2	Graphics Status Register	4.4.1, p. 66
GPR	0x0B	0x27CB	0x029B		2	Cursor Pattern RAM	4.3.4, p. 65
CTL	0x0C	0x27CC	0x029C		3	Cursor X Position, Low Byte	4.7.1, p. 75
CHR	0x0D	0x27CD	0x029D		3	Cursor X Position, High Byte	4.7.1, p. 75

September, 1992

PRELIMINARY

57





Cirrus Semiconductor  
MediaDAC™

CL-PX2000  
MediaDAC™

Table 4-1 CL-PX2000 Control Registers (Continued by Mapping)

NOTE: All registers are read-only. The CLUT access registers (CLUT, LPM, and LAR) are not included in this table.

Register	Register Name	Bit IO Addr	Sec Addr	BIR Definition	Ref Section
C11	0x0	0x0	0x0	Cursor 1 Position, Low Byte	4.1.2 p. 16
C12	0x1	0x1	0x1	Cursor 1 Position, High Byte	4.1.2 p. 16
C13	0x2	0x2	0x2	Video Format Control	4.1.3 p. 17
C14	0x3	0x3	0x3	Graphics Overlay Control	4.1.3 p. 17
C15	0x4	0x4	0x4	Graphics Alignment Register	4.1.3 p. 17
C16	0x5	0x5	0x5	Reserved Register 1	4.1.3 p. 17
C17	0x6	0x6	0x6	Video Plane 0 Data	4.1.3 p. 17
C18	0x7	0x7	0x7	Video Plane 0 Data	4.1.3 p. 17
C19	0x8	0x8	0x8	Reserved Register 2	4.1.3 p. 17
C20	0x9	0x9	0x9	Video Plane 1 Address	4.1.3 p. 17
C21	0xA	0xA	0xA	Graphics Chroma Key Mask	4.1.3 p. 17
C22	0xB	0xB	0xB	Graphics Chroma Key Mask	4.1.3 p. 17
C23	0xC	0xC	0xC	Graphics Chroma Key Mask	4.1.3 p. 17
C24	0xD	0xD	0xD	Graphics Key Mask	4.1.3 p. 17
C25	0xE	0xE	0xE	Graphics Key Mask	4.1.3 p. 17
C26	0xF	0xF	0xF	Reserved Register 4	4.1.3 p. 17

#### 4.1 Indexing

##### 4.1.1 BIR: Block Index Register

IO Address	(ISA MCA Modes)	0x07F0
Base Index Register	(ISA MCA Modes)	N/A
Direct Address	(Coprocessor Modes)	N/A

Block Index Register BIR specifies one of eight register banks which can be directly read and written at 16-bit PC port addresses 0x27CA-0x27CD. The CLUT access registers LAR, LPM, and LAR are

CL-PX2000  
MediaDAC™



Cirrus Semiconductor

the exception, BIR is used only in ISA and MCA bus modes; it is not accessible in coprocessor bus mode, when all registers are addressed directly through RS[4:0].

RE	RE	RE	RE	RE	RE	RE	RE
1	0	0	0	0	0	0	0

Table 4-1 Read access for VOA Compatibility Modes

BIR	Access	Reset	Description
7	RW	0	Index Enable 1 Indexed addressing 0 Direct addressing
6	RW	0	Read Only Enable 1 VOA read only access 0 VOA read/write access
5	RW	0	Secondary address enable 1 Secondary address range 0 Primary address range
4	RW	0	VOA Read Override 1 Read enabled at OVC7H 0 Read disabled at OVC7H
3	RW	0	Reserved
2	RW	0	Block Select 2
1	RW	0	Block Select 1
0	RW	1	Block Select 0

Table 4-1 Read access for VOA Compatibility Modes

RE (7)	RE (6)	RE (5)	RE (4)	OVC7H read access	OVC7H, OVC6H, OVC5H read access
0	0	0	0	disabled	disabled
0	1	0	0	disabled	disabled
0	1	1	0	disabled	disabled
1	0	0	0	disabled at indexed address via BL[0:3]	disabled

Cirrus Confidential  
Business Information



Pixel  
Semiconductor

CL-PX1080  
MediaDAC™

## 4.3 CLUT Access

The graphics controller (CLUT) expands 1, 6, and 16 bit graphics pixel data in 16 or 24 bits of memory access modes are described in 3.3.2.2.2.

### 4.3.1 LAW CLUT Write Address

IO Address (ISA, MCA Modes) 0x00C6  
Base Index Register (ISA, MCA Modes) N/A  
Direct Address (Compressor Mode) 0x00

CLUT Write Address Register (LAW) a modulo 256 counter; shares two functions — palette color selection and cursor pattern selection

#### Palette Color Selection

In palette color selection mode, LAW specifies the 24 or 16 bit graphics palette color to be written to register CLUT on the next write operation. LAW specifies the same palette color for write cycles 0, 1, and 2. After write cycle 2, LAW automatically increments by one to specify the next palette color.

Bit	7	6	5	4	3	2	1	0
Access	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Description	WA							

Bit	7	6	5	4	3	2	1	0
Access	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Description	WA							

7.0 RW 0n WA Write Address for palette RAM

#### Cursor Pattern Selection

In cursor pattern selection mode, LAW addresses the cursor pattern RAM, which comprises two 32x32 bit or 4x32 byte planes, for a total of 128 bytes in each plane. LAW automatically increments when writing to register CLUT.

Bit	7	6	5	4	3	2	1	0
Access	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Description	WA							

Bit	7	6	5	4	3	2	1	0
Access	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Description	WA							

7.0 RW 0n P Plane Specifies the cursor bit plane to be addressed

0 LSR plane of cursor ram

1 MSB plane of cursor ram

8.0 RW 0n WA Write Address for cursor RAM. Byte address of cursor plane (0 per address) being addressed for the 128 bytes in cursor RAM. Bytes 30 are the four bytes of the top row.

CL-PX1080  
MediaDAC™



Pixel  
Semiconductor

## 4.3.2 LCD: CLUT Color Data

IO Address (ISA, MCA Modes) 0x00C6  
Base Index Register (ISA, MCA Modes) N/A  
Direct Address (Compressor Mode) 0x00

Port LCD is an 8 bit wide path to the graphics color palette — a 256x16 or 24 bit memory array (CLUT) must be addressed three times, once for each palette color.

#### For read operations:

- The first read operation reads the red 8 or 6 bit component (as specified by register ASC, bit D31) of the palette color specified by LAW.
- The second read operation reads the green 8 or 6 bit component of the palette color specified by LAW.
- The third read operation reads the blue 8 or 6 bit component of the palette color specified by LAW.

After the blue component is read, register LAW automatically increments to the next palette color. When in 8 bit mode, the data shifts left two bits, and the two LSBs are padded with zeros before loading into the palette.

#### For write operations:

- The first write operation writes the red 8 or 6 bit component of the palette color specified by LAW.
- The second write operation writes the green 8 or 6 bit component of the palette color specified by LAW.
- The third write operation writes the blue 8 or 6 bit component of the palette color specified by LAW.
- After the blue component is written, register LAW automatically increments to the next palette color. When in 8 bit mode, the data shifts left two bits and the two LSBs are padded with zeros before loading into the palette.

Bit	7	6	5	4	3	2	1	0
Access	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Description	D							

Bit	7	6	5	4	3	2	1	0
Access	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Description	D							

7.0 RW 0n D Color LUT Data

Cirrus Confidential  
Business Information



CL-721010  
MediaDAC™

Pixel  
Semiconductor

#### 4.2.3 LPM CLUT Pixel Mask

IO Address (ISA MCA Model) 0-07C7  
Base Index Register (ISA MCA Model) N/A  
Data Address (Coprocessor Model) 0-07F

The graphics pixel data used to form up color information in the palette can be masked before the lookup when pixel register (PWR) masks the address. The 8 or 6 bit graphics pixel is logically AND'ed with the PWR data and the result is used to address the color palette.

7	6	5	4	3	2	1	0

BR 0 Access Reset Description

IO	RW	0	NA	CLUT Pixel Mask

Cirrus Confidential  
Business Information

CL 42015

87

September, 1992

PRELIMINARY

87

May 1991

CL-721010  
MediaDAC™

Pixel  
Semiconductor



#### 4.2.4 LAR: CLUT Read Address

IO Address (ISA MCA Model) 0-07C7  
Base Index Register (ISA MCA Model) N/A  
Data Address (Coprocessor Model) 0-07F

CLUT Read Address register LAR is a modulo 256 counter that shares two functions: palette color selection and cursor pattern selection.

##### Palette Color Selection

In palette color selection mode, LAR specifies the 24- or 18-bit graphics palette color to be read on the next read operation to register LCD. LAR specifies the same palette color for read cycles R. 0, and B. After read cycle B, LAR automatically increments by one to specify the next palette color.

7	6	5	4	3	2	1	0

BR 0 Access Reset Description

IO	RW	0	NA	CLUT Read Address

##### Cursor Pattern Selection

In cursor pattern selection mode, LAR addresses the cursor pattern RAM, which comprises two 32x32 bit or 4x32 byte planes, for a total of 128 bytes in each plane. LAR automatically increments when writing to register CTR.

7	6	5	4	3	2	1	0

BR 0 Access Reset Description

IO	RW	0	P	Plane	Specifying the cursor bit plane to be addressed

IO	RW	0	NA	CLUT Read Address	Byte address of cursor plane (if one address is being addressed for the 128 bytes in cursor RAM). Bytes 30 are the four bytes of the top row.

87

September, 1992

PRELIMINARY

87

May 1991



Pixel  
Semiconductor

CL 42016  
Preliminary

#### 6.3 Cursor Access

##### 6.3.1 CAW Cursor Address Write

IO Address (ISA MCA Modes) 0-07EC  
Base Index Register (ISA MCA Modes) 1  
Direct Address (Capacitor Mode) 0-07

Cursor Address Write Register (CAW) is a module 4 counter that specifies the 24 bit cursor or border color register. It is modified on the next operation to register CAW. CAW specifies the same cursor color register for write cycles R, G, and B. After write cycle R, CAW automatically increments by one to specify the next cursor color register.

RWD				RA			
7	6	5	4	3	2	1	0

Bit 0 Access Reset Description

7.2	RW	0	RWD	Reserved (write as zero)
1.0	RW	0	RA	Cursor Write Address

##### 6.3.2 CCD Cursor Color Data Registers

IO Address (ISA MCA Modes) 0-07ED  
Base Index Register (ISA MCA Modes) 1  
Direct Address (Capacitor Mode) 0-0D

See also Table 3.11 Memory Access Addressing and Indexing p. 48  
Figure 3.13 Cursor RAM Function Diagram p. 48

Port CCD accesses three 24 bit cursor and border color registers

- For cursor color read operations, register CAW must point to the cursor color to be read
- For cursor color write operations, register CAW must point to the cursor color to be written

CAW and CAW point to the red component of each color only

Three IO operations — R, G, and B — must take place for each color. CAW and CAW automatically increment by one after IO operation B. The components must be read and/or written in the following order: red, green, blue

RWD				D			
7	6	5	4	3	2	1	0

Bit 0 Access Reset Description

7	RW	0	D	Color Data
---	----	---	---	------------

64

PRELIMINARY September, 1997

CL 42016

84

May 1991

CL 42016  
Preliminary



Pixel  
Semiconductor

#### 6.3.3 CAR Cursor Address Read

IO Address (ISA MCA Modes) 0-07EB  
Base Index Register (ISA MCA Modes) 1  
Direct Address (Capacitor Mode) 0-07

Register CAR is a module 4 counter that specifies the 24 bit cursor color register to be read on the next read operation to register CCD. CAR specifies the same cursor color register for read cycles R, G, and B. After read cycle B, CAR automatically increments by one to specify the next cursor color register.

RWD				RA			
7	6	5	4	3	2	1	0

Bit 0 Access Reset Description

7.2	RW	0	RWD	Reserved (write as zero)
1.0	RW	0	RA	Cursor Read Address

##### 6.3.4 CPR: Cursor Pattern RAM

IO Address (ISA MCA Modes) 0-07EB  
Base Index Register (ISA MCA Modes) 2  
Direct Address (Capacitor Mode) 0-0B

Registers (AW and LAR) address register CPR. The cursor pattern RAM completes two 32x32 bit (or 432 byte) planes, for a total of 128 bytes for each plane. A write or read to the CPR writes or reads the cursor pattern data

RWD				D			
7	6	5	4	3	2	1	0

Bit 0 Access Reset Description

7.0	RW	0	D	Cursor Pattern RAM Data
-----	----	---	---	-------------------------

September, 1997

PRELIMINARY

65

Cirrus Confidential  
Business Information



CL 42017  
MediaDAC™

Pixel  
Semiconductor

#### 4.4 Video, Graphics, and Cursor Control

##### 4.4.1 GSN Graphics Status Register

IO Address (ISA MCA Modem) 047F A  
Base Index Register (ISA MCA Modem) 2  
Direct Address (Compressor Mode) 040B

Read only register GSN is a module 3 counter. It sets up and monitors the CL 42017 sections and IO cycles.

RD*	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
RD*	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

RD*	Access	Reset	Description
0	RW	0	RD* pin disable
1	RW	0	1: Video AD bus on all registers read operation 0: Normal operation, all registers are readable
2	RW	0	Graphics Port Format. Selects data type: 00 24 bit RGB 888 RGB data (PCLK = 1:1) 01 18 bit RGB 888 RGB data (PCLK = 1:1) 10 Four 6 bit planes (PCLK = 4:1) 11 Eight 4 bit planes (PCLK = 8:1)
3	RW	0	True Color graphics palette by plane: 0: Pixel data is pseudocolor; PS, TE, MR, CF are ignored 1: Pixel data is true color
4	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
5	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
6	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
7	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
8	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
9	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
10	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
11	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
12	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
13	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
14	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
15	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
16	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
17	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
18	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
19	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
20	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
21	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
22	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
23	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
24	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
25	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
26	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
27	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
28	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
29	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
30	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
31	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR

Cirrus Confidential  
Business Information

CL 42017



CL 42017  
MediaDAC™

Pixel  
Semiconductor

#### 4.4.2 GFC Graphics Format Control

IO Address (ISA MCA Modem) 047F C  
Base Index Register (ISA MCA Modem) 2  
Direct Address (Compressor Mode) 040B

Register GFC sets up the graphic interface timing and color format controls.

RD*	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
RD*	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

RD*	Access	Reset	Description
0	RW	0	RD* pin disable
1	RW	0	1: Video AD bus on all registers read operation 0: Normal operation, all registers are readable
2	RW	0	Graphics Port Format. Selects data type: 00 24 bit RGB 888 RGB data (PCLK = 1:1) 01 18 bit RGB 888 RGB data (PCLK = 1:1) 10 Four 6 bit planes (PCLK = 4:1) 11 Eight 4 bit planes (PCLK = 8:1)
3	RW	0	True Color graphics palette by plane: 0: Pixel data is pseudocolor; PS, TE, MR, CF are ignored 1: Pixel data is true color
4	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
5	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
6	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
7	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
8	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
9	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
10	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
11	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
12	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
13	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
14	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
15	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
16	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
17	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
18	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
19	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
20	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
21	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
22	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
23	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
24	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
25	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
26	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
27	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
28	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
29	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
30	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR
31	RW	0	Color Format. Controls 18 bit graphics port RGB color format: 0: RGB 1: BGR



**Prati  
Bemilongyulo,**

١٠٠

[illegible][illegible]

NAME	ADDRESS	CITY	STATE	ZIP
Mr. J. H. Smith	123 Main St.	Springfield	Ill.	62761
Mr. W. R. Jones	456 Oak Ave.	Chicago	Ill.	60601
Mr. T. L. Brown	789 Elm St.	Peoria	Ill.	61601
Mr. S. K. White	101 Maple Dr.	Rockford	Ill.	61101
Mr. M. D. Green	202 Pine Ln.	Decatur	Ill.	62521
Mr. L. P. Black	303 Cedar St.	Normal	Ill.	62451
Mr. R. G. Gray	404 Birch Ave.	Urbana	Ill.	61501
Mr. H. B. Hall	505 Walnut St.	Champaign	Ill.	61821
Mr. F. C. King	606 Spruce Dr.	Carbondale	Ill.	62901
Mr. D. E. Lee	707 Ash Ln.	Macomb	Ill.	61451
Mr. C. F. Scott	808 Hickory St.	Edwardsville	Ill.	62021
Mr. A. G. Walker	909 Sycamore Ave.	St. Louis	Mo.	63101
Mr. N. H. Young	1010 Poplar Dr.	St. Paul	Mn.	55101
Mr. J. I. Allen	1111 Chestnut St.	Minneapolis	Mn.	55401
Mr. K. L. Wright	1212 Elm Ave.	Portland	Me.	04101
Mr. M. N. Hill	1313 Oak St.	Boston	Ma.	02101
Mr. P. O. Evans	1414 Maple Dr.	New York	Ny.	10001
Mr. Q. R. Fisher	1515 Pine Ln.	Los Angeles	Ca.	90001
Mr. S. T. Green	1616 Cedar St.	San Francisco	Ca.	94101
Mr. U. V. Baker	1717 Birch Ave.	San Diego	Ca.	92101
Mr. W. X. Hall	1818 Walnut St.	Phoenix	Az.	85001
Mr. Y. Z. King	1919 Spruce Dr.	San Antonio	TX.	78101
Mr. Z. A. Lee	2020 Ash Ln.	Fort Worth	TX.	76101
Mr. A. B. Scott	2121 Hickory St.	Dallas	TX.	75201
Mr. B. C. Walker	2222 Sycamore Ave.	Houston	TX.	77001
Mr. C. D. Young	2323 Poplar Dr.	San Jose	Ca.	95101
Mr. D. E. Allen	2424 Chestnut St.	Seattle	Wa.	98101
Mr. E. F. Wright	2525 Elm Ave.	Denver	Co.	80201
Mr. F. G. Hill	2626 Oak St.	Phoenix	Az.	85001
Mr. G. H. Evans	2727 Maple Dr.	San Francisco	Ca.	94101
Mr. H. I. Fisher	2828 Pine Ln.	Los Angeles	Ca.	90001
Mr. I. J. Green	2929 Cedar St.	San Diego	Ca.	92101
Mr. J. K. Baker	3030 Birch Ave.	Phoenix	Az.	85001
Mr. K. L. Hall	3131 Walnut St.	San Antonio	TX.	78101
Mr. L. M. King	3232 Spruce Dr.	Fort Worth	TX.	76101
Mr. M. N. Lee	3333 Ash Ln.	Dallas	TX.	75201
Mr. N. O. Scott	3434 Hickory St.	Houston	TX.	77001
Mr. O. P. Walker	3535 Sycamore Ave.	San Jose	Ca.	95101
Mr. P. Q. Young	3636 Poplar Dr.	Seattle	Wa.	98101
Mr. Q. R. Allen	3737 Chestnut St.	Denver	Co.	80201
Mr. R. S. Wright	3838 Elm Ave.	Phoenix	Az.	85001
Mr. S. T. Hill	3939 Oak St.	San Francisco	Ca.	94101
Mr. T. U. Evans	4040 Maple Dr.	Los Angeles	Ca.	90001
Mr. U. V. Fisher	4141 Pine Ln.	San Diego	Ca.	92101
Mr. V. W. Green	4242 Cedar St.	Phoenix	Az.	85001
Mr. W. X. Baker	4343 Birch Ave.	San Antonio	TX.	78101
Mr. X. Y. Hall	4444 Walnut St.	Fort Worth	TX.	76101
Mr. Y. Z. King	4545 Spruce Dr.	Dallas	TX.	75201
Mr. Z. A. Lee	4646 Ash Ln.	Houston	TX.	77001
Mr. A. B. Scott	4747 Hickory St.	San Jose	Ca.	95101
Mr. B. C. Walker	4848 Sycamore Ave.	Seattle	Wa.	98101
Mr. C. D. Young	4949 Poplar Dr.	Denver	Co.	80201
Mr. D. E. Allen	5050 Chestnut St.	Phoenix	Az.	85001
Mr. E. F. Wright	5151 Elm Ave.	San Francisco	Ca.	94101
Mr. F. G. Hill	5252 Oak St.	Los Angeles	Ca.	90001
Mr. G. H. Evans	5353 Maple Dr.	San Diego	Ca.	92101
Mr. H. I. Fisher	5454 Pine Ln.	Phoenix	Az.	85001
Mr. I. J. Green	5555 Cedar St.	San Antonio	TX.	78101
Mr. J. K. Baker	5656 Birch Ave.	Fort Worth	TX.	76101
Mr. K. L. Hall	5757 Walnut St.	Dallas	TX.	75201
Mr. L. M. King	5858 Spruce Dr.	Houston	TX.	77001
Mr. M. N. Lee	5959 Ash Ln.	San Jose	Ca.	95101
Mr. N. O. Scott	6060 Hickory St.	Seattle	Wa.	98101
Mr. O. P. Walker	6161 Sycamore Ave.	Denver	Co.	80201
Mr. P. Q. Young	6262 Poplar Dr.	Phoenix	Az.	85001
Mr. Q. R. Allen	6363 Chestnut St.	San Francisco	Ca.	94101
Mr. R. S. Wright	6464 Elm Ave.	Los Angeles	Ca.	90001
Mr. S. T. Hill	6565 Oak St.	San Diego	Ca.	92101
Mr. T. U. Evans	6666 Maple Dr.	Phoenix	Az.	85001
Mr. U. V. Fisher	6767 Pine Ln.	San Antonio	TX.	

[illegible]

ප්‍රකාශන

[illegible]

IN#	Access	Need	Description
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31			
32			
33			
34			
35			
36			
37			
38			
39			
40			
41			
42			
43			
44			
45			
46			
47			
48			
49			
50			
51			
52			
53			
54			
55			
56			
57			
58			
59			
60			
61			
62			
63			
64			
65			
66			
67			
68			
69			
70			
71			
72			
73			
74			
75			
76			
77			
78			
79			
80			
81			
82			
83			
84			
85			
86			
87			
88			
89			
90			
91			
92			
93			
94			
95			
96			
97			
98			
99			
100			

QW	Q	SN	SN = Double	SN = Single	SN = Double
			0	0	0
			1	1	1

S	NW	m	DTG	Reference date from Station or the satellite
00				Pt DTG is standard NMEA sent always selected.
01				Pt DTG is standard NMEA or Super (Highway port).
10				Pt DTG is standard Serial (Telephone port selected as pt).
11				Pt DTG is standard Serial (Night's), serial output NMEA input.

RW	0	CS	Print Char Selection
		0	PCRD is selected
		1	PCRT is selected
RW	0	DU	Display Mode
		0	Progressive scan display
		1	Interlaced scan display

RAW	0	PM
		Patients mapping to 16 kb graphs are to 16 kb DAC.
0		Color components are mapped to 48Bs of their approx are pellets
1		Color components are mapped to 1.9Bs of their approx are pellets
		All unused bits of color components are padded with zeros

Run	SW	00	CM\$	Cursor Mode\$ Saved
1				Cursor disabled
2				Three color cursor
3				Fast color cursor with highlighting
4				Fast color cursor

**Cirrus Confidential  
Business Information**



**Print**  
**Download**

### U.S. Video Gamma Correction Palette Access

The video gamma correction palette is a 256x24 bit memory array that maps non-linear video pixel data to linear color data. The Gamma palette is accessed through registers VGR, VGD and VDW when register **REG = 5**

### 1.9.1 VGW: Video Gamma White

IO Address	(ISA, MCA Modes)	0x02EC
Base Index Register	(ISA, MCA Modes)	8
Next Address	(Capacitors or Mode)	0x14

Register VGN is a modulo-256 counter that specifies the 24-bit video gamma palette color to be written on the next write operation to register VGD. VGN points to the same palette color for write cycles R, G, and B. After the write cycle B, it automatically increments by one to specify the next palette color.

[illegible]

IO#	Access	Reset	Description
0	R/W	On	Write Address. Byte address of gamma palette RAM



Cirrus Semiconductor

CL-PI2000  
MediaDAC

#### 4.5.3 VGR Video Gamma Correction Data

IO Address: (ISA MCA Model) 007F0  
Base Index Register: (ISA MCA Model) 8  
Direct Address: (Coprocesor Model) 0017

The VGR port is a 16-bit write port to the graphics color palette (a 256x24-bit memory array) and must be accessed in real time for each palette entry.

For write operations:

- The first read operation reads the first 8-bit component of the palette color specified by VGR.
- The second read operation reads the 8-bit component of the palette color specified by VGR.
- The third read operation reads the 8-bit component of the palette color specified by VGR.
- After the third component is read, register VGR automatically increments to the next palette color. When the 256th entry is read, the VGR port is disabled with force before returning to the palette.

For write operations:

- The first write operation writes the first 8-bit component of the palette color specified by VGR.
- The second write operation writes the 8-bit component of the palette color specified by VGR.
- The third write operation writes the 8-bit component of the palette color specified by VGR.
- After the third component is written, register VGR automatically increments to the next palette color.

7	6	5	4	3	2	1	0

Bit 0 Access Reset Description

70	RW	0	D	Video gamma correction Data
----	----	---	---	-----------------------------

Cirrus Confidential  
Business Information

CL 42019

70

September, 1992

PRELIMINARY

70

May 1991



Cirrus Semiconductor

CL-PI2000  
MediaDAC

#### 4.5.3 VGR Video Gamma Address Read

IO Address: (ISA MCA Model) 007F0  
Base Index Register: (ISA MCA Model) 8  
Direct Address: (Coprocesor Model) 0017

Register VGR is a modulo-256 counter that specifies the next 24-bit video gamma palette color to be read on the next read operation to register VGR. VGR specifies the same palette color for read cycles R, Q, and B. After the read cycle B, it automatically increments by one to specify the next palette color.

7	6	5	4	3	2	1	0

Bit 0 Access Reset Description

70	RW	0	RA	Read Address: Byte address of gamma palette RAM
----	----	---	----	---

#### 4.6 Graphics Overlay Control

The graphics overlay controls comprise:

- an 8-bit Graphics Overlay Opcode — register GOC;
- a 32-bit Graphics Chroma Key — registers GCK;
- a 32-bit Graphics Key Mask — registers GKM;
- an 8-bit multiplexer.

The CL-PI2000 can be viewed as a dual image formatter. The graphics image is in front, the video image is in back.

Every graphics pixel is either opaque or transparent.

- If the graphics pixel is opaque, its graphics color information is displayed on the screen.
- If the graphics pixel is transparent, the color information of the video pixel behind it is displayed on the screen.

The graphics overlay controls determine which graphics pixels are transparent, based on a combination of two overlay control features:

- a TAG bit component in the video pixel data, which is generated outside the CL-PI2000;
- the graphics COLOR key switch, which is generated by ANDing the graphics pixel data with the GKM register, then comparing the results against the GCK register.

70

September, 1992

PRELIMINARY

71



Pixel  
Semiconductor

CL-PX2000  
MediaDAC™

#### 4.6.1 GCR: Graphics Overlay Control

IO Address	(ISA, MCA Model)	0-7F (H)
Base Index Register	(ISA, MCA Model)	0
Direct Address	(Capacitance Mode)	0-11

GCR is an 8-bit value that inputs to an 8-bit multiplexer. The select signals to the multiplexer — the TAG bit and the graphics COI bit — determine which of the eight bits become the transparency control for each pixel line. A high bit in register GCR enables video and makes graphics transparent. The value selects the graphics path and ignores video input stream.

7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0

#### 4.6.2 GCR: Graphics Overlay Control

IO Address	IO Address	IO Address	IO Address	IO Address	IO Address	IO Address	IO Address
0-7F (H)	0-7F (H)	0-7F (H)	0-7F (H)	0-7F (H)	0-7F (H)	0-7F (H)	0-7F (H)

#### Table 3.2 GCR Control Bit Mapping

TAG	COI	COI Control Bit
0	0	10
0	1	11
1	0	12
1	1	13
0	0	14
0	1	15
1	0	16
1	1	17

Cirrus Confidential  
Business Information

CL 42020

CL-PX2000  
MediaDAC™

Pixel  
Semiconductor



#### 4.6.2 GCR: Graphics Overlay Control

IO Address	(ISA, MCA Model)	0-7F (H)
Base Index Register	(ISA, MCA Model)	0
Direct Address	(Capacitance Mode)	0-11

Registers GCR, GCR0, and GCR1 control the Graphics Overlay Control. When the CL-PX2000 uses the 8-bit VGA port for graphics data, the data in registers GCR0 is compared against four adjacent graphics pixels. GCR1 is compared to the least significant pixel by the PCLK SCLK ratio.

#### 4.6.2.1 GCR0: Graphics Overlay Control

7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0

#### 4.6.2.2 GCR1: Graphics Overlay Control

7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0

#### 4.6.2.3 GCR2: Graphics Overlay Control

7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0

#### 4.6.2.4 GCR3: Graphics Overlay Control

7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0

#### 4.6.2.5 GCR4: Graphics Overlay Control

7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0





Pixel Semiconductor

CL PX2080  
MediaDAC™

4.6.3 OADR: Graphics Key Mask

IO Address	(ISA, MCA Modem)
Base Index Register	(ISA, MCA Modem)
Device Address	(Capromemur Mode)

0407C (DMA) Graphics Key Mask Red  
0407D (DMA) Graphics Key Mask Green  
0407E (DMA) Graphics Key Mask Blue  
7 (DMA) Graphics Key Mask Red  
7 (DMA) Graphics Key Mask Green  
7 (DMA) Graphics Key Mask Blue  
8-1D (DMA) Graphics Key Mask Red  
8-1D (DMA) Graphics Key Mask Green  
8-1D (DMA) Graphics Key Mask Blue

4.6.3.1 GRMB: Graphics Key Mask Red

Access	Reset	Description
7	0	1

70 RW 1 MR Mask Red

4.6.3.2 GRMG: Graphics Key Mask Green

Access	Reset	Description
7	0	1

70 RW 1 MG Mask Green

4.6.3.3 GRMB: Graphics Key Mask Blue

Access	Reset	Description
7	0	1

70 RW 1 MB Mask Blue

76 PRELIMINARY September, 1992

CL 42021

May 1991



Pixel Semiconductor

CL PX2080  
MediaDAC™

4.7 Cursor Positioning

4.7.1 CCR: Cursor X Position

IO Address	(ISA, MCA Modem)
Base Index Register	(ISA, MCA Modem)
Device Address	(Capromemur Mode)

0407C (CR) Cursor X Position, Low Byte  
0407D (CR) Cursor X Position, High Byte  
3 (CR) Cursor X Position, Low Byte  
3 (CR) Cursor X Position, High Byte  
0407C (CR) Cursor X Position, Low Byte  
0407D (CR) Cursor X Position, High Byte

4.7.1.1 CCR: Cursor X Position, Low Byte

Access	Reset	Description
7	0	1

70 RW 0 X X position

4.7.1.2 CCH: Cursor X Position, High Byte

Access	Reset	Description
7	0	1

74 RW 0 0

30 RW 0 X X position

September, 1992 PRELIMINARY 75

Cirrus Confidential  
Business Information



Cirrus Semiconductor

CL-PX1000  
MediaDAC™

#### 4.2.2 CTH Cursor Y Position

IO Address: (ISA, MCA Mode) 0471A (C) Cursor Y Position, Low Byte  
Base Index Register: (ISA, MCA Mode) 0471B (C) Cursor Y Position, High Byte  
Data Address: (ISA, MCA Mode) 3C7A (C) Cursor Y Position, Low Byte  
0471C (C) Cursor Y Position, High Byte  
0471D (C) Cursor Y Position, Low Byte  
0471E (C) Cursor Y Position, High Byte

Registers CTH specify the Y position of the bottom right corner of the cursor relative to the top of the display screen.

- When CTH = 1 and CTH = 0 the bottom row of pixels of the cursor is positioned at the top row of pixels of the display screen.
- When CTH = 0 and CTH = 0 the cursor is positioned completely off screen, one column above the first displayed row of pixels on the screen.
- During reset CTH = 0 and CTH = 0 the cursor is positioned in the upper left corner of screen.

#### 4.2.3 CTH Cursor Y Position, Low Byte

Bit	Access	Reset	Description
7	R/W	0	Y position

#### Bit 0 Access Reset Description

70 RW 0 Y Y position

#### 4.2.4 CTH Cursor Y Position, High Byte

Bit	Access	Reset	Description
7	R/W	0	Y position

#### Bit 0 Access Reset Description

70 RW 0 Y Y position

30 RW 0 Y Y position

CL 42022

76

September, 1992

PRELIMINARY

76

May 1991

CL-PX1000  
MediaDAC™



Cirrus Semiconductor

#### 4.2.5 VTC Video Format Control

IO Address: (ISA, MCA Mode) 047EC  
Base Index Register: (ISA, MCA Mode) 4  
Data Address: (ISA, MCA Mode) 0410

Register VTC sets up the video bus interface timing and color format controls.

Bit	Access	Reset	Description
7	R/W	0	OE*

#### Bit 0 Access Reset Description

70 RW 000 RSV0 Reserved (write as zero)

4 RW 0 OE\* Gamma Enable Enables the gamma LUTs

30 RW 0000 CSF Color Space Format of Video Bus:

0000 YUYV 4:2:2 format Non tagged data  
0001 YUYV 4:2:2 format Non tagged data  
0010 RGB 4:4:4 format  
0011 RGB 4:4:4 format  
0100 RGB 4:4:4 format  
0101 RGB 4:4:4 format  
0110 RGB 4:4:4 format (4:2:2 is tag data)  
0111 RGB 4:4:4 format (4:2:2 is tag data)  
1000 RGB 4:4:4 format (4:2:2 is tag data)  
1001 RGB 4:4:4 format (4:2:2 is tag data)  
1010 RGB 4:4:4 format (4:2:2 is tag data)  
1011 RGB 4:4:4 format (4:2:2 is tag data)  
1100 RGB 4:4:4 format (4:2:2 is tag data)  
1101 RGB 4:4:4 format (4:2:2 is tag data)  
1110 RGB 4:4:4 format (4:2:2 is tag data)  
1111 RGB 4:4:4 format (4:2:2 is tag data)  
All other bit configurations are reserved.

Cirrus Confidential  
Business Information

September, 1992

PRELIMINARY

77





Pitel Semiconductor

CL-PX2080  
MediaDAC™

## 6.9 Reserved Registers

0x00000000	(Reserved)	0x00000000	(Reserved)
0x00000001	(Reserved)	0x00000001	(Reserved)
0x00000002	(Reserved)	0x00000002	(Reserved)
0x00000003	(Reserved)	0x00000003	(Reserved)
0x00000004	(Reserved)	0x00000004	(Reserved)
0x00000005	(Reserved)	0x00000005	(Reserved)
0x00000006	(Reserved)	0x00000006	(Reserved)
0x00000007	(Reserved)	0x00000007	(Reserved)
0x00000008	(Reserved)	0x00000008	(Reserved)
0x00000009	(Reserved)	0x00000009	(Reserved)
0x0000000A	(Reserved)	0x0000000A	(Reserved)
0x0000000B	(Reserved)	0x0000000B	(Reserved)
0x0000000C	(Reserved)	0x0000000C	(Reserved)
0x0000000D	(Reserved)	0x0000000D	(Reserved)
0x0000000E	(Reserved)	0x0000000E	(Reserved)
0x0000000F	(Reserved)	0x0000000F	(Reserved)

Registers 0x00000000 through 0x0000000F are reserved.

Bit	Access	Reset	Description
7:0	R/W	0x00000000	Reserved (write only)

Cirrus Confidential  
Business Information

CL 42024

80

September, 1992

PRELIMINARY

80

May 1991

CL-PX2080  
MediaDAC™



Pitel Semiconductor

## 5. ELECTRICAL SPECIFICATIONS

### 5.1 Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Storage Temperature	.....	-55°C to +150°C
Voltage on any pin with respect to ground	.....	0.5 Volts to VDD + 0.5 Volts
Power Supply Voltage	.....	0.5 Volts to VDD + 0.5 Volts
Lead Temperature (10 seconds)	.....	260°C

### 5.2 CL-PX2080 DC Specifications (Digital)

Symbol	Parameter	MIN	MAX	Units	Conditions
VDD	Power Supply Voltage	4.75	6.25	V	Normal Operation
VIL	Input Low Voltage	0	0.8	V	
VOL	Output Low Voltage	2.0	VDD + 0.8	V	
VIL	Input High Voltage	0.8	0.8	V	VOL = 4 mA
VOL	Output High Voltage	2.4	0.8	V	IOL = 400 µA
VIL	Input Low Voltage CMOS	0.8	0.8	V	
VOL	Output Low Voltage CMOS	0.8	0.8	V	
VIL	Input High Voltage CMOS	0.8	0.8	V	
VOL	Output High Voltage CMOS	0.8	0.8	V	
IOL	Digital Supply Current	3.6	3.6	mA	VDD = 5.0V, Monitor
IOL	Total Supply Current	3.6	3.6	mA	Note 1
IOL	Input Leakage	-10	10	µA	0 < VDD < VDD
COI	Input Capacitance	10	10	pF	
COI	Output Capacitance	10	10	pF	

NOTE: 1) IOL is the sum of IOL + DACIOL + CLIL. IOL must be < 200mA (package constraint).  
2) DACIOL must not exceed VDD.

September, 1992  
PRELIMINARY  
81



Pitot  
Semiconductor

CL-PX2080  
MediaDAC™

### 5.3 CL-PX2080 DC Specifications (MediaDAC)

V<sub>DD</sub> = 5V ± 5%, I<sub>S</sub> = 0 to 100  $\mu$ A unless otherwise specified

Symbol	Parameter	Min	Max	Units	Conditions
DAC V <sub>DD</sub>	Power Supply Voltage	4.75	5.25	V	Normal Operation
I <sub>DD</sub>	DAC Reference Current	7.0	10.0	mA	Notes 1, 2
DAC I <sub>DD</sub>	DAC Supply Current		75	mA	Note 3

NOTE: 1) Reference current outside the specified limits may cause the analog outputs to become biased.  
2) The Data Converter must be stable for a period of 10  $\mu$ s after power up before proper DAC operation is guaranteed.  
3) The I<sub>DD</sub> typ is specified with the three analog outputs (A0, A1, A2) each loaded with 37.5 ohms.

### 5.4 CL-PX2080 DAC Characteristics

V<sub>DD</sub> = 5V ± 5%, I<sub>S</sub> = 0 to 100  $\mu$ A unless otherwise specified

Symbol	Parameter	Min	Max	Units	Conditions
R	Resolution	8		bits	
I <sub>DD</sub>	Output Current		21	mA	V <sub>O</sub> = 1 V
C <sub>O</sub>	Output Capacitance		12	pF	Between V <sub>IL</sub> and V <sub>OH</sub>
t <sub>p</sub>	Analog Output Delay		30	ns	Notes 1, 2, 3
t <sub>g</sub>	Analog Output Rise/Fall at 100%		3	ns	Notes 2, 3, 4
t <sub>g</sub>	Analog Output Settling time		13	ns	Notes 2, 3, 5
I <sub>DD</sub>	Analog Output Stare		60	mA	Notes 2, 3, 6
FT	Clock and Data Feedthrough		30	dB	Notes 2, 3, 8
DI	DAC to DAC Variability		± 2	%	Note 8, 7
DI	Glitch Impulse		75	pV sec	Notes 2, 3, 8
CI	DAC to DAC Crosstalk		-25	dB	Notes 2, 3, 8

NOTE: 1) t<sub>p</sub> is measured from the 50% point of V<sub>DD</sub> K to 80% point of full scale transition.  
2) Load is 37.5 ohms and 30 pF per analog output.  
3) I<sub>DD</sub> = 8.8 mA.  
4) t<sub>g</sub> is measured from 10% to 90% full scale.  
5) t<sub>g</sub> is measured from 50% point of full scale transition to output remaining within 2% of final value.  
6) Outputs loaded identically.  
7) About the mid point of the distribution of the three DACs measured at full scale deflection.

CL-PX2080  
MediaDAC™



Pitot  
Semiconductor

### 5.5 AC Characteristics/Timing Information

This section includes system timing requirements for the CL-PX2080. Timings are provided in nanoseconds (ns) at TTL input levels with the ambient temperature varying from 0 to 70°C, and V<sub>CC</sub> varying from 4.75 to 5.25V DC.

NOTE: 1) All timings assume a load of 30 pF.  
2) TTL signals are measured at TTL threshold. CMOS signals are measured at CMOS threshold.

#### 5.5.1 Index of Timing Information

Figure	Title	Page Number
5.5.1	IO Timing (ISA Bus) (Table 5.1)	88
5.5.2	IO Write Timing (ISA Bus) (Table 5.2)	88
5.5.3	IO Read Timing (ISA Bus) (Table 5.3)	89
5.5.4	Read Cycle (MCA Bus) (Table 5.4)	89
5.5.5	Read Cycle (MCA Bus) (Table 5.5)	89
5.5.6	Read Cycle (MCA Bus) (Table 5.6)	89
5.5.7	Read Cycle (MCA Bus) (Table 5.7)	89
5.5.8	Read Cycle (MCA Bus) (Table 5.8)	89
5.5.9	Read Cycle (MCA Bus) (Table 5.9)	89
5.5.10	Read Cycle (MCA Bus) (Table 5.10)	89
5.5.11	Read Cycle (MCA Bus) (Table 5.11)	89
5.5.12	Read Cycle (MCA Bus) (Table 5.12)	89
5.5.13	Read Cycle (MCA Bus) (Table 5.13)	89
5.5.14	Read Cycle (MCA Bus) (Table 5.14)	89
5.5.15	Read Cycle (MCA Bus) (Table 5.15)	89
5.5.16	Read Cycle (MCA Bus) (Table 5.16)	89
5.5.17	Read Cycle (MCA Bus) (Table 5.17)	89
5.5.18	Read Cycle (MCA Bus) (Table 5.18)	89
5.5.19	Read Cycle (MCA Bus) (Table 5.19)	89
5.5.20	Read Cycle (MCA Bus) (Table 5.20)	89
5.5.21	Read Cycle (MCA Bus) (Table 5.21)	89
5.5.22	Read Cycle (MCA Bus) (Table 5.22)	89
5.5.23	Read Cycle (MCA Bus) (Table 5.23)	89
5.5.24	Read Cycle (MCA Bus) (Table 5.24)	89
5.5.25	Read Cycle (MCA Bus) (Table 5.25)	89
5.5.26	Read Cycle (MCA Bus) (Table 5.26)	89
5.5.27	Read Cycle (MCA Bus) (Table 5.27)	89
5.5.28	Read Cycle (MCA Bus) (Table 5.28)	89
5.5.29	Read Cycle (MCA Bus) (Table 5.29)	89
5.5.30	Read Cycle (MCA Bus) (Table 5.30)	89
5.5.31	Read Cycle (MCA Bus) (Table 5.31)	89
5.5.32	Read Cycle (MCA Bus) (Table 5.32)	89
5.5.33	Read Cycle (MCA Bus) (Table 5.33)	89
5.5.34	Read Cycle (MCA Bus) (Table 5.34)	89
5.5.35	Read Cycle (MCA Bus) (Table 5.35)	89
5.5.36	Read Cycle (MCA Bus) (Table 5.36)	89
5.5.37	Read Cycle (MCA Bus) (Table 5.37)	89
5.5.38	Read Cycle (MCA Bus) (Table 5.38)	89
5.5.39	Read Cycle (MCA Bus) (Table 5.39)	89
5.5.40	Read Cycle (MCA Bus) (Table 5.40)	89
5.5.41	Read Cycle (MCA Bus) (Table 5.41)	89
5.5.42	Read Cycle (MCA Bus) (Table 5.42)	89
5.5.43	Read Cycle (MCA Bus) (Table 5.43)	89
5.5.44	Read Cycle (MCA Bus) (Table 5.44)	89
5.5.45	Read Cycle (MCA Bus) (Table 5.45)	89
5.5.46	Read Cycle (MCA Bus) (Table 5.46)	89
5.5.47	Read Cycle (MCA Bus) (Table 5.47)	89
5.5.48	Read Cycle (MCA Bus) (Table 5.48)	89
5.5.49	Read Cycle (MCA Bus) (Table 5.49)	89
5.5.50	Read Cycle (MCA Bus) (Table 5.50)	89
5.5.51	Read Cycle (MCA Bus) (Table 5.51)	89
5.5.52	Read Cycle (MCA Bus) (Table 5.52)	89
5.5.53	Read Cycle (MCA Bus) (Table 5.53)	89
5.5.54	Read Cycle (MCA Bus) (Table 5.54)	89
5.5.55	Read Cycle (MCA Bus) (Table 5.55)	89
5.5.56	Read Cycle (MCA Bus) (Table 5.56)	89
5.5.57	Read Cycle (MCA Bus) (Table 5.57)	89
5.5.58	Read Cycle (MCA Bus) (Table 5.58)	89
5.5.59	Read Cycle (MCA Bus) (Table 5.59)	89
5.5.60	Read Cycle (MCA Bus) (Table 5.60)	89
5.5.61	Read Cycle (MCA Bus) (Table 5.61)	89
5.5.62	Read Cycle (MCA Bus) (Table 5.62)	89
5.5.63	Read Cycle (MCA Bus) (Table 5.63)	89
5.5.64	Read Cycle (MCA Bus) (Table 5.64)	89
5.5.65	Read Cycle (MCA Bus) (Table 5.65)	89
5.5.66	Read Cycle (MCA Bus) (Table 5.66)	89
5.5.67	Read Cycle (MCA Bus) (Table 5.67)	89
5.5.68	Read Cycle (MCA Bus) (Table 5.68)	89
5.5.69	Read Cycle (MCA Bus) (Table 5.69)	89
5.5.70	Read Cycle (MCA Bus) (Table 5.70)	89
5.5.71	Read Cycle (MCA Bus) (Table 5.71)	89
5.5.72	Read Cycle (MCA Bus) (Table 5.72)	89
5.5.73	Read Cycle (MCA Bus) (Table 5.73)	89
5.5.74	Read Cycle (MCA Bus) (Table 5.74)	89
5.5.75	Read Cycle (MCA Bus) (Table 5.75)	89
5.5.76	Read Cycle (MCA Bus) (Table 5.76)	89
5.5.77	Read Cycle (MCA Bus) (Table 5.77)	89
5.5.78	Read Cycle (MCA Bus) (Table 5.78)	89
5.5.79	Read Cycle (MCA Bus) (Table 5.79)	89
5.5.80	Read Cycle (MCA Bus) (Table 5.80)	89
5.5.81	Read Cycle (MCA Bus) (Table 5.81)	89
5.5.82	Read Cycle (MCA Bus) (Table 5.82)	89
5.5.83	Read Cycle (MCA Bus) (Table 5.83)	89
5.5.84	Read Cycle (MCA Bus) (Table 5.84)	89
5.5.85	Read Cycle (MCA Bus) (Table 5.85)	89
5.5.86	Read Cycle (MCA Bus) (Table 5.86)	89
5.5.87	Read Cycle (MCA Bus) (Table 5.87)	89
5.5.88	Read Cycle (MCA Bus) (Table 5.88)	89
5.5.89	Read Cycle (MCA Bus) (Table 5.89)	89
5.5.90	Read Cycle (MCA Bus) (Table 5.90)	89
5.5.91	Read Cycle (MCA Bus) (Table 5.91)	89
5.5.92	Read Cycle (MCA Bus) (Table 5.92)	89
5.5.93	Read Cycle (MCA Bus) (Table 5.93)	89
5.5.94	Read Cycle (MCA Bus) (Table 5.94)	89
5.5.95	Read Cycle (MCA Bus) (Table 5.95)	89
5.5.96	Read Cycle (MCA Bus) (Table 5.96)	89
5.5.97	Read Cycle (MCA Bus) (Table 5.97)	89
5.5.98	Read Cycle (MCA Bus) (Table 5.98)	89
5.5.99	Read Cycle (MCA Bus) (Table 5.99)	89
5.5.100	Read Cycle (MCA Bus) (Table 5.100)	89

Cirrus Confidential  
Business Information



Cirrus Semiconductor

CL-PX1080  
MediaDAC™

5.5 IO Timing (ISA Bus)

Table 5-1 IO Timing (ISA Bus)

Symbol	Parameter	MIN	MAX	Unit
t <sub>1</sub>	Setup time valid address to $\overline{IOR}/\overline{QW}$ active			ns
t <sub>2</sub>	Delay $\overline{IOR}/\overline{QW}$ active to $\overline{DEN}$ active $\overline{DDIR}$ change			ns
t <sub>3</sub>	Delay $\overline{QW}$ active to data out bus 2			ns
t <sub>4</sub>	Delay $\overline{QW}$ active to data out valid			ns
t <sub>5</sub>	Pulse width $\overline{IOR}/\overline{QW}$			ns
t <sub>6</sub>	Delay $\overline{QW}/\overline{QW}$ inactive to $\overline{DEN}$ inactive $\overline{DDIR}$ change			ns
t <sub>7</sub>	$\overline{QW}$ inactive to Tri-state delay			ns
t <sub>8</sub>	Address hold time from $\overline{QW}/\overline{QW}$ active			ns
t <sub>9</sub>	Setup time data valid to $\overline{QW}/\overline{QW}$ active			ns
t <sub>10</sub>	Hold time $\overline{QW}$ inactive to data tri-state			ns
t <sub>11</sub>	Delay $\overline{QW}/\overline{QW}$ inactive to $\overline{QW}/\overline{QW}$ active			ns
t <sub>12</sub>	Setup $\overline{ACK}$ rising edge to $\overline{QW}/\overline{QW}$ active			ns
t <sub>13</sub>	Delay $\overline{QW}/\overline{QW}$ active to $\overline{ACK}$ inactive to $\overline{ACK}$ rising edge			ns

NOTE: 1)  $\overline{DEN}$  must be low

Cirrus Confidential  
Business Information

CL 42026

84

PRELIMINARY September, 1991

84

May 1991

CL-PX1080  
MediaDAC™



Cirrus Semiconductor

NOTE: 2) The bus type address buffer enable must be qualified by  $\overline{QW}$  to avoid data contention. See Section 3.1.1 on page 31 for additional information.




Figure 5-1. IO Timing, ISA Bus

September, 1991

PRELIMINARY

85



Cirrus Semiconductor

CL-PX1000  
MediaDAC™

# 5.3.3 Timing (MCA Bus)

Table 5.3.3 CMD Timing (MCA Bus)

Symbol	Parameter	Unit	MAX	Unit
t <sub>1</sub>	Setup time address valid to CMD active	ns	80	ns
t <sub>2</sub>	Delay CMD active to DEN active	ns	80	ns
t <sub>3</sub>	Setup active setup to CMD active	ns	80	ns
t <sub>4</sub>	ADEN active setup to CMD active	ns	25	ns
t <sub>5</sub>	CMD pulse width	ns	85	ns
t <sub>6</sub>	Address hold from CMD active	ns	25	ns
t <sub>7</sub>	Status hold from CMD active	ns	25	ns


NOTE 1) See Write Cycle and Read Cycle diagrams for data timing with respect to CMD.



Cirrus Semiconductor

CL-PX1000  
MediaDAC™

Figure 5.3.2 CMD Timing (MCA Bus)



Cirrus Confidential  
Business Information

CL 42027



Cirrus Semiconductor

CL420280  
MediaDAC™

Table 5.3 Clocks as Inputs (CLK = 1:1 Main Rate)

Table 5.3 Clocks as Inputs (CLK = 1:1 Main Rate)

Symbol	Parameter	65 MHz		65 MHz		Unit
		MIN	MAX	MIN	MAX	
$t_1$	Rise time					ns
	PCLK0					ns
	PCLK1					ns
	LCLK					ns
	VCLK					ns
$t_2$	Fall time					ns
	PCLK0					ns
	PCLK1					ns
	LCLK					ns
	VCLK					ns
$t_3$	High Period (Note 1)					ns
	PCLK0					ns
	PCLK1					ns
	LCLK					ns
	VCLK					ns
$t_4$	Low Period (Note 1)					ns
	PCLK0					ns
	PCLK1					ns
	LCLK					ns
	VCLK					ns
$t_5$	Cycle time					ns
	PCLK0	15	15	15	15	ns
	PCLK1	11.5	11.5	11.5	11.5	ns
	LCLK	11.5	11.5	11.5	11.5	ns
	VCLK	20	20	20	20	ns

NOTE 1) LCLK and SCLK cycle and pulse width times are multiplied by 2.4 in 2:1, 4:1, 8:1 multiplying modes respectively

88


PRELIMINARY September, 1992

CL 42028

89

May 1991

CL420280  
MediaDAC™



Cirrus Semiconductor




Figure 5.3 Clocks as Inputs

Table 5.4 Synchronous, R0B, and QSD023-q Output Delay from PCLK0

Table 5.4 Synchronous, R0B, and QSD023-q Output Delay from PCLK0

Symbol	Parameter	65.03 MHz		65.03 MHz		Unit
		MIN	MAX	MIN	MAX	
$t_1$	PCLK0 rise to R0B output delay			20		ns
$t_2$	R0B output rise/fall			35		ns
$t_3$	R0B output full scale settling time			15-15		ns
$t_4$	PCLK0 rise to VSDOUT, HSDOUT output delay			10		ns
$t_5$	PCLK0 rise to QSD023-q output delay			20		ns
	not shown					
	R0B output to SENISE output delay			1		ns

NOTE: 1) Output delay is measured from the 50% point of the rising edge of PCLK0 to the 50% point of full scale transition.

2) Settling time is measured from the 50% point of full scale transition to the output remaining within  $\pm 1$  LSB.

3) Output delay time is measured between the 10% and 90% points of full scale transition.

4) In 1:1 multiplying mode, R0B data is decoded and directly from LCLK, and synchronizing with SCLK and PCLK is unnecessary and dependent. All timing PCLK references in table above apply to LCLK when 1:1 multiplying mode.

September, 1992

PRELIMINARY

89

Cirrus Confidential  
Business Information





Pixel  
Semiconductor

CL-PX2000  
MediaDAC™




Figure 3.4 Sync, R.O.B, and OSTRIPn as Outputs Delay from PCLKn

3.5.6 Graphics Port Interface Timing  
Table 3.5 Graphics Port Interface Timing

Symbol	Parameter	Unit	MAX	Unit
$t_1$	LCLK rise to SCLK rise synchronizer setup time	ns	4	ns
$t_2$	SCLK rise to LCLK rise synchronizer hold time	ns	0	ns
$t_3$	PCLKn rise to SCLK output delay	ns	10	ns
$t_4$	Graphics data, control to LCLK rise setup time	ns	4/8	30
$t_5$	Graphics data, control to LCLK rise setup time	ns	0/2	13/15
not shown	R.O.B output full scale settling time	ns		
not shown	R.O.B output to SENSE output delay	ns	1	ns
$t_6$	PCLK rise to VSOUT HSOULT output delay	ns	0	10
$t_7$	PCLK rise to OSTRIPn output delay	ns	0	20

NOTE: 1) SCLK timing relative to PCLK does not apply when in 1:1 multiplexing mode. In this mode, data is clocked in and out relative to LCLK and no synchronization is performed.

CL 42029

80

80

May 1991

PRELIMINARY

September, 1992

PRELIMINARY

81

CL-PX2000  
MediaDAC™



Pixel  
Semiconductor





Figure 3.5 Graphics Port Interface Timing

Cirrus Confidential  
Business Information




11 782090  
M. 205A1 ~

### 8. PACKAGE DIMENSIONS — 180-Lead PQFP




Pixel Semiconductor

CI-PX2010  
M. de DAC




**Figure 8-1. CL-PX2080 MediaDAC™ Package Information**

**Cirrus Confidential  
Business Information**



**Figure 8-2. CL-PX2000 MediaDAC™ Package Information (Expanded View)**



## 7. ORDERING INFORMATION

W. H. R. 1906

CL-7X 2040  
M. G. D. A. C.



**Phil  
Semiconductor**

CI-PX1040  
ModaDAC

CL - PX 2080 - 65 QC - A

Customer Inc. Product Line Post-Commutator Part Number

Resident's Temperature Range C - Commercial Package Type D - Metric Unit 1 - Inch PRT 17 2 - Metric Unit 1 - Inch PRT 17 3 - Metric Unit 1 - Inch PRT 17

**REMARKS:**

**Cirrus Confidential  
Business Information**

**CL 42031**

3

September, 1997

## PREFACE

2

May 1961

September, 1992

## PRELIMINARY

23

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☒ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☒ **FADED TEXT OR DRAWING**
- ☒ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**